F-Tile JESD204B Intel® FPGA IP Design Example User Guide

Download PDF
ID 729497
Date 10/02/2023
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile JESD204B Intel Agilex® 7 FPGA IP Design Example User Guide 2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide 3. Detailed Description for the F-Tile JESD204B Design Example 4. Document Revision History for the F-Tile JESD204B Intel® FPGA IP Design Example User Guide
2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide x
2.1. Design Example Block Diagram 2.2. Software Requirements 2.3. Generating the Design 2.4. Simulating the Design Example Testbench 2.5. Compiling the Design Example 2.6. Compiling and Testing the Design
2.3. Generating the Design x
2.3.1. Design Example Parameters 2.3.2. Directory Structure
2.4. Simulating the Design Example Testbench x
2.4.1. Simulation Testbench
3. Detailed Description for the F-Tile JESD204B Design Example x
3.1. Supported Configurations 3.2. System Components 3.3. Design Example Clock and Reset 3.4. Design Example Signals 3.5. F-Tile JESD204B Design Example Status and Control Registers 3.6. Hardware Test for System Console Control Design Example
3.2. System Components x
3.2.1. JESD204B Subsystem in Platform Designer 3.2.2. Parallel I/O Core 3.2.3. Core PLL 3.2.4. SPI Master 3.2.5. Transport Layer 3.2.6. Test Pattern Generator 3.2.7. Test Pattern Checker
3.6. Hardware Test for System Console Control Design Example x
3.6.1. Board Connectivity
1. About the F-Tile JESD204B Intel Agilex® 7 FPGA IP Design Example User Guide
2. F-Tile JESD204B Intel® FPGA IP Design Example Quick Start Guide
3. Detailed Description for the F-Tile JESD204B Design Example
4. Document Revision History for the F-Tile JESD204B Intel® FPGA IP Design Example User Guide

2.3.1. Design Example Parameters

The F-Tile JESD204B Intel® FPGA IP parameter editor includes an Example Design tab for you to specify certain parameters before generating the design example.
Table 5.  Parameters in the Example Design Tab
Parameter Options Description
Available Example Designs None (Default) No design examples selected.
System Console Control Design example with System Console control.
Example Design Files Simulation Generate simulation fileset.
Synthesis Generate synthesis fileset.
Generated HDL Format for Simulation Verilog (Default) Verilog HDL format for entire simulation fileset.
VHDL VHDL format for generated top-level wrapper file set.
Generated HDL Format for Synthesis Verilog (Default) Verilog HDL format for synthesis fileset.
Example Design Customizations Generate 3-wire SPI module Turn on to enable 3-wire SPI interface instead of 4-wire SPI interface.
Target Development Kit None (Default)

This option excludes hardware aspects for the design example. All the pin assignments are set to virtual pins.
Intel Agilex® 7 I-series Transceiver-SoC Development Kit This option automatically selects the project's target device to match the device on the development kit. All pin assignments are set according to the development kit.
Level Two Title