Visible to Intel only — GUID: lnf1642096007626
Ixiasoft
2.1. Clock Signals
2.2. Reset Signals
2.3. TX MII Interface (64b/66b)
2.4. RX MII Interface (64b/66b)
2.5. Status Interface for 64b/66b Line Rate
2.6. TX Interface (8b/10b)
2.7. RX Interface (8b/10b)
2.8. Status Interface for 8b/10b Line Rate
2.9. Serial Interface
2.10. CPRI PHY Reconfiguration Interface
2.11. Datapath Avalon Memory-Mapped Interface
2.12. PMA Avalon Memory-Mapped Interface
Visible to Intel only — GUID: lnf1642096007626
Ixiasoft
1.5. Related Documentation
Links | Description |
---|---|
Common Public Radio Interface (CPRI) v7.0 Specification (2015-10-09) | This document covers the Physical Layer (Layer 1) Specification. |
F-Tile CPRI PHY Multirate Intel® FPGA IP Release Notes | This document lists the changes and its impact for each version of the F-Tile CPRI PHY Multirate Intel® FPGA IP Core. |
F-Tile CPRI PHY Intel® FPGA IP User Guide | This document describes the features, functionality, and implementation of the F-Tile CPRI PHY Intel® FPGA IP Core. |
F-Tile CPRI PHY Intel® FPGA IP Design Example User Guide | This document describes the F-Tile CPRI PHY Intel® FPGA IP design example generation, simulation, compilation, and hardware testing. |
F-Tile CPRI PHY Intel® FPGA IP Release Notes | This document lists the changes and its impact for each version of the F-Tile CPRI PHY Intel® FPGA IP Core. |
F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide | This document describes the features, functionality, and implementation of the F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP Core. |
F-Tile Dynamic Reconfiguration Design Example User Guide | This document describes the F-Tile Dynamic Reconfiguration design example generation, simulation, compilation, and hardware testing. |