F-Tile SDI II FPGA IP Design Example User Guide

Download PDF
ID 710496
Date 12/22/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide 2. Design Example Detailed Description 3. F-Tile SDI II Intel FPGA IP Design Example User Guide Archives 4. Document Revision History for the F-Tile SDI II Intel FPGA IP Design Example User Guide
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide x
1.1. Directory Structure 1.2. Generating the Design 1.3. Simulating the Design 1.4. Compiling and Testing the Design in Hardware 1.5. Design Example Parameters
1.5. Design Example Parameters x
1.5.1. Design Example Presets
2. Design Example Detailed Description x
2.1. Features 2.2. Hardware and Software Requirements 2.3. Functional Description 2.4. Simulation 2.5. Hardware Testing 2.6. Interface Signal
2.3. Functional Description x
2.3.1. Design Components 2.3.2. Clocking Scheme
2.3.2. Clocking Scheme x
2.3.2.1. Clocking Scheme Components
2.4. Simulation x
2.4.1. Testbench Components 2.4.2. Test Description
2.5. Hardware Testing x
2.5.1. Parallel loopback 2.5.2. Serial loopback
1. F-Tile SDI II Intel FPGA IP Design Example Quick Start Guide
2. Design Example Detailed Description
3. F-Tile SDI II Intel FPGA IP Design Example User Guide Archives
4. Document Revision History for the F-Tile SDI II Intel FPGA IP Design Example User Guide

1.3. Simulating the Design

Figure 5. Simulating the Design flow

To run example design simulation, follow these steps:

  1. Generate the necessary simulation setup files.
    1. Using GUI method:
      1. Open the Intel® Quartus® Prime Project in Intel® Quartus® Prime directory.
      2. Run Support-Logic Generation to generate the transceiver RTL files.
        Figure 6. Support-Logic Generation in Compilation Dashboard

      3. To generate the simulation setup files, click Tools > Generate Simulator Setup Script for IP....
      4. Set the output directory to .../simulation.
        Figure 7. Generating Simulation Setup File Using GUI
    2. Using command-line:
      1. Open a command-line terminal.
      2. Make sure your environment variable (QUARTUS_ROOTDIR) points to the bin/bin64 in your Intel® Quartus® Prime installation directory
      3. Change the current directory to the generated simulation folder in your terminal.
      4. Run this command source sim_setup_gen.sh.
  2. Go to simulation folder.
  3. Go to the desired simulator folder and run the simulation script:
    1. ModelSim* SE or QuestaSim* FE: Bring up the simulator GUI, change directory to mentor folder and type do mentor.do
    2. VCS* : Go to synopsys/vcs folder and type source vcs_sim.sh.
    3. VCS* MX : Go to synopsys/vcsmx folder and type source vcsmx_sim.sh
    4. Xcelium* : Go to xcelium folder and type source xcelium_sim.sh
  4. A successful simulation ends with the following message:
Level Two Title