Visible to Intel only — GUID: zok1481669907755
Ixiasoft
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
Visible to Intel only — GUID: zok1481669907755
Ixiasoft
2.5. Step 5: Generating Programming Files
The design is now ready for compilation. The Intel® Quartus® Prime Compiler generates files that you then program into the FPGA. This Partial Reconfiguration design requires generating .sof and .rbf files.
Compile each revision (blinking_led, blinking_led_slow, blinking_led_default, and blinking_led_empty) in the project as follows:
- Change the current revision by clicking Project > Revisions and selecting a revision to set as the current revision.
- Click Processing > Start Compilation.
- Repeat these steps for each revision.
Alternatively, you can compile the revisions with the following commands:
quartus_sh --flow compile blinking_led -c blinking_led quartus_sh --flow compile blinking_led -c blinking_led_slow quartus_sh --flow compile blinking_led -c blinking_led_default quartus_sh --flow compile blinking_led -c blinking_led_empty
If the compilation succeeds, the output files are now in the output_files directory.
Related Information