Visible to Intel only — GUID: wpn1636640030719
Ixiasoft
2.1. Step 1: Getting Started
2.2. Step 2: Preparing the Base Revision
2.3. Step 3: Preparing the Implementation Revisions for Debugging
2.4. Step 4: Configuring Signal Tap Logic Analyzer
2.5. Step 5: Generating Programming Files
2.6. Step 6: Programming the FPGA Device
2.7. Step 7: Performing Data Acquisition
Visible to Intel only — GUID: wpn1636640030719
Ixiasoft
4. AN 964: Signal Tap Tutorial for Intel Agilex® 7 Partial Reconfiguration Design Archives
For the latest and previous versions of this application note, go to the following URL: https://www.intel.com/content/www/us/en/docs/programmable/710463/.
If a software version is not listed there, the application note for the previous software version applies.