F-Tile HDMI Intel® FPGA IP Design Example User Guide

Download PDF
ID 709314
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices 2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None) 3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full) 4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices x
1.1. Directory Structure 1.2. Generating the Design 1.3. Simulating the Design 1.4. Compiling and Testing the Design
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None) x
2.1. Design Features 2.2. Hardware and Software Requirements 2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram 2.4. Design Parameters 2.5. Design Components 2.6. Design Software Flow 2.7. Clocking Scheme 2.8. Interface Signals 2.9. Hardware Setup 2.10. Simulation Testbench 2.11. Debugging Features
2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram x
2.3.1. Creating RX-Only or TX-Only Designs
2.4. Design Parameters x
2.4.1. IP Parameters 2.4.2. HDMI Intel® FPGA IP Design Example Parameters
2.5. Design Components x
2.5.1. HDMI TX Components 2.5.2. HDMI RX Components 2.5.3. Top-Level Common Blocks
2.5.1. HDMI TX Components x
2.5.1.1. TX PHY Adapter
2.5.1.1. TX PHY Adapter x
2.5.1.1.1. FRL and TMDS
2.5.2. HDMI RX Components x
2.5.2.1. RX PHY Adapter
2.11. Debugging Features x
2.11.1. Software Debug Message 2.11.2. SCDC Information from Sink Connected to TX 2.11.3. Clock Frequency Measurement
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full) x
3.1. Design Features 3.2. Hardware and Software Requirements 3.3. HDMI 2.1 RX-TX Retransmit Design Block Diagrams 3.4. Design Parameters 3.5. Design Components 3.6. Design Software Flow 3.7. Clocking Scheme 3.8. Interface Signals 3.9. Hardware Setup 3.10. Design Limitation (AXI/CV)
3.3. HDMI 2.1 RX-TX Retransmit Design Block Diagrams x
3.3.1. HDMI 2.1 RX-TX Direct Retransmit Design Block Diagram (Without Video Frame Buffer) 3.3.2. HDMI 2.1 RX-TX Retransmit Design Block Diagram (With Video Frame Buffer)
3.4. Design Parameters x
3.4.1. HDMI RX Direction 3.4.2. HDMI TX Direction
3.6. Design Software Flow x
3.6.1. Configure Redriver Setting 3.6.2. Initialize TX Path 3.6.3. Initialize RX Path 3.6.4. Initialize HDMI TX Register 3.6.5. Wait for RX Path Ready 3.6.6. TX Reconfiguration and Link Training 3.6.7. Set TX Video Clock 3.6.8. Set AXI2CV Configuration 3.6.9. HDMI TX Transmit Video
3.7. Clocking Scheme x
3.7.1. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same Clock = ON) 3.7.2. HDMI 2.1 RX-TX Retransmit Design with Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same = OFF) 3.7.3. Clock Details
3.8. Interface Signals x
3.8.1. Platform Design System
3.9. Hardware Setup x
3.9.1. Supporting Additional Video Resolutions
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-Tile Devices
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None)
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full)
4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide

3.10. Design Limitation (AXI/CV)

The HDMI 2.1 Design Example has seen the following critical warnings during compilation: 
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_50|rx_phy_1p500g|dphy_hip_inst|persystem0.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_50|rx_phy_1p500g|dphy_hip_inst|persystem1.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_50|rx_phy_1p500g|dphy_hip_inst|persystem2.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_50|rx_phy_1p500g|dphy_hip_inst|persystem3.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_31|rx_phy_3p400g|dphy_hip_inst|persystem0.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_31|rx_phy_3p400g|dphy_hip_inst|persystem1.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_31|rx_phy_3p400g|dphy_hip_inst|persystem2.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_31|rx_phy_3p400g|dphy_hip_inst|persystem3.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_47|rx_phy_1p800g|dphy_hip_inst|persystem0.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters
u_hdmi_rx_top|gxb_rx_inst|u_rx_phy_47|rx_phy_1p800g|dphy_hip_inst|persystem1.perxcvr0.fgt.rx_ux.x_bb_f_ux_rx did not set the following parameters

These critical warnings can be safely ignored.

For more information regarding the above critical warnings, refer to the Configurable Intel Quartus Prime Software Settings chapter in the F-Tile Architecture and PMA and FEC Direct PHY IP User Guide.

Related Information
Level Two Title