F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.7.3. Clock Details

Table 28.  Clock Signals for Design Examples with AXI4-stream Interface Enabled
Clock Signal Name Description
RX CDR Reference Clock

fgt_refclk_frl

fgt_refclk_tmds_rx

Reference to the RX CDR. Reference clock 0 is connected to 100 MHz for FRL. Reference clock 1 is connected to the RX TMDS clock from the HDMI sink connector.
RX PHY Clock Out

rx_sysclk_div2

rx_clk

Two output clocks from the RX transceiver. Refer to the Clocking Schemes table for details.
RX FRL Clock rx_frl_clk FRL clock to the RX core. Refer to HDMI IP Core User Guide Section 5.5 FRL Clocking Scheme for the FRL clock frequency for each FRL rate.
RX Video Clock rx_vid_clk Video clock to the RX core. The clock runs at a fixed frequency of 225 MHz.
TX PLL Refclk

fgt_refclk_frl

fgt_refclk_tmds_tx

Reference clock to the transceiver PLL. For FRL, this is a fixed 100 MHZ clock. For TMDS, the clock frequency follows the frequency of TMDS clock.
TX PHY Clock Out

tx_sysclk_div2

tx_clk

There are two output clocks from the TX transceiver. Refer to the Clocking Schemes table for details.
TX FRL Clock tx_frl_clk FRL clock to the TX core. Refer to HDMI IP Core User Guide Section 5.5 FRL Clocking Scheme for the FRL clock frequency for each FRL rate.
TX Video Clock tx_vid_clk Video clock to the RX core. In the RX-TX direct retransmit design without video frame buffer design, the clock runs at a fixed frequency of 225 MHz. In the RX-TX retransmit with video frame buffer design, the video clock is generated from a programmable oscillator at the frequency described in section Set TX Video Clock.
Management Clock mgmt_clk

A free-running 100 MHz clock for these components:

  • IOPLL (Video Clock)
  • CPU
  • I2C master
  • HDMI TX/RX Core
  • RX-TX Link
System PLL Refclk systempll_clk Reference clock to the System PLL block. The clock only supports 100 MHz frequency.
EMIF Refclk mem_pll_ref_clk Reference clock to External Memory Interface. This clock is 166.67 MHz in this design.