F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 4/03/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2.5.1. Topology 5: 400G Hard IP (FHT) + 200G Hard IP (FGT) Example

This example assumes the following design considerations for an F-tile:

  • A PCIe* interface is not required.
  • An IEEE 1588 precision time protocol interface is not required.
  • FHT PMA lanes are required.

Topology 5: 400G Hard IP (FHT) + 200G Hard IP (FGT) is the only way to implement this design. The following figure shows the PMA, fracture, and EMIB resource availability.

Figure 32.  Topology 5: 400G Hard IP (FHT) + 200G Hard IP (FGT)

Legend

  • Gray: unavailable resource
  • Light blue: available 400G hard IP resource
  • Green: available 200G hard IP resource