Visible to Intel only — GUID: qmo1623339811079
Ixiasoft
Step 1: Getting Started
Step 2: Creating a Design Partition
Step 3: Allocating Placement and Routing Region for a PR Partition
Step 4: Defining Personas
Step 5: Creating Revisions
Step 6: Compiling the Base Revision
Step 7: Preparing PR Implementation Revisions
Step 8: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Visible to Intel only — GUID: qmo1623339811079
Ixiasoft
Partially Reconfiguring a Design on an Intel Agilex® 7 FPGA Development Board
This application note demonstrates transforming a simple, flat (non-partitioned) design into a partially reconfigurable design, and implementing the design on an Intel Agilex® 7 F-Series or M-Series FPGA development board.
The partial reconfiguration (PR) feature allows you to reconfigure a portion of the FPGA dynamically, while the remaining FPGA design continues to function. You can create multiple personas for a particular region in your design that do not impact operation in areas outside this region. This methodology is effective in systems where multiple functions time-share the same FPGA device resources. The current version of the Intel® Quartus® Prime Pro Edition software introduces a new and simplified compilation flow for partial reconfiguration.
Partial reconfiguration provides the following advancements to a flat design:
- Allows run-time design reconfiguration
- Increases scalability of the design
- Reduces system down-time
- Supports dynamic time-multiplexing functions in the design
- Lowers cost and power consumption through efficient use of board space