Visible to Intel only — GUID: ufa1475680233453
Ixiasoft
1. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
2. Developing an Intel Arria 10 SoC Custom Platform
3. Building the Software and SD Card Image for the Intel® Arria® 10 SoC Development Kit Reference Platform
4. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide Archives
5. Document Revision History for Intel® FPGA SDK for OpenCL™ : Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
1.1. Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites
1.2. Features of the Intel Arria 10 SoC Development Kit Reference Platform
1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants
1.4. Contents of the Intel Arria 10 SoC Development Kit Reference Platform
1.5. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1
1.6. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0
2.1. Initializing an Intel Arria 10 SoC Custom Platform
2.2. Modifying Your Intel Arria 10 SoC Custom Platform
2.3. Integrating Your Intel Arria 10 SoC Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Changing the Device Part Number
2.5. Modifying the Kernel PLL Reference Clock
2.6. Modifying the Hard Processor System
2.7. Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform
2.8. Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform
Visible to Intel only — GUID: ufa1475680233453
Ixiasoft
1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants
The Intel Arria 10 SoC Development Kit Reference Platform includes two board variants.
- a10soc—targets the Intel Arria 10 SoC Development Kit with one DDR4 memory. The DDR4 memory is shared between the HPS host and the FPGA.
- a10soc_2ddr—targets the Intel Arria 10 SoC Development Kit with two DDR4 memories. One DDR4 memory is an added FPGA memory, and the other DDR4 memory is shared between the HPS host and the FPGA.
To compile your OpenCL kernel for a specific board variant, include the -board=<board_name> option in your aoc command.
For example: aoc -board=a10soc_2ddr myKernel.cl
Related Information