Visible to Intel only — GUID: cnz1507082092578
Ixiasoft
1. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
2. Developing an Intel Arria 10 SoC Custom Platform
3. Building the Software and SD Card Image for the Intel® Arria® 10 SoC Development Kit Reference Platform
4. Intel® FPGA SDK for OpenCL™ Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide Archives
5. Document Revision History for Intel® FPGA SDK for OpenCL™ : Intel® Arria® 10 SoC Development Kit Reference Platform Porting Guide
1.1. Intel Arria 10 SoC Development Kit Reference Platform: Prerequisites
1.2. Features of the Intel Arria 10 SoC Development Kit Reference Platform
1.3. Intel Arria 10 SoC Development Kit Reference Platform Board Variants
1.4. Contents of the Intel Arria 10 SoC Development Kit Reference Platform
1.5. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.0 to 17.1
1.6. Changes in Intel Arria 10 SoC Development Kit Reference Platform from 17.1.2 to 18.0
2.1. Initializing an Intel Arria 10 SoC Custom Platform
2.2. Modifying Your Intel Arria 10 SoC Custom Platform
2.3. Integrating Your Intel Arria 10 SoC Custom Platform with the Intel® FPGA SDK for OpenCL™
2.4. Changing the Device Part Number
2.5. Modifying the Kernel PLL Reference Clock
2.6. Modifying the Hard Processor System
2.7. Guaranteeing Timing Closure in the Intel Arria 10 SoC Custom Platform
2.8. Generating the base.qar Post-Fit Netlist for Your Intel Arria 10 SoC FPGA Custom Platform
Visible to Intel only — GUID: cnz1507082092578
Ixiasoft
3.4. Generating Full-Chip Programming File for SD Card Image
The full-chip programming file, socfpga.rbf, is in RBF (Raw Binary File) format, and stored in Partition 1 of the SD Card Image.
This .rbf file is used to program the Intel® Arria® 10 SoC FPGA during power up.
Follow one of the following methods to generate the socfpga.rbf file in a directory containing an aocx file for your Intel® Arria® 10 SoC custom platform:
- If your aocx file is compiled with flat or base revision, execute the following commands:
aocl binedit <.aocx> get .acl.fpga.bin .temp.fpga.bin aocl binedit .temp.fpga.bin get .acl.sof .temp.sof sof2flash --offset=0 --input="./.temp.sof" --output="./.temp_sof2rbf.flash" nios2-elf-objcopy -I srec -O binary "./.temp_sof2rbf.flash" "./socfpga.rbf" rm .temp.fpga.bin .temp.sof .temp_sof2rbf.flash
- If your aocx file is compiled with top revision, go to the working directory of this aocx kernel and execute the following commands:
sof2flash --offset=0 --input="./top.sof" --output="./.temp_sof2rbf.flash" nios2-elf-objcopy -I srec -O binary "./.temp_sof2rbf.flash" "./socfpga.rbf" rm .temp_sof2rbf.flash
After generating the socfpga.rbf file, place it in FAT32 partition of the flash card image.
Remember: The full-chip programming RBF file is different from the partial reconfiguration RBF file generated during PR import compile.