Visible to Intel only — GUID: gyp1513806796180
Ixiasoft
Visible to Intel only — GUID: gyp1513806796180
Ixiasoft
1. AN 839: Design Block Reuse Tutorial for Intel® Arria® 10 FPGA Development Board
Updated for: |
---|
Intel® Quartus® Prime Design Suite 19.2 |
You can reuse design blocks with the same periphery interface, share a synthesized design block with another designer, or replicate placed and routed IP in another project. Design, implement, and verify core or periphery blocks once, and then reuse those blocks multiple times across different projects that use the same device. In design block reuse flows, you assign a hierarchical instance of logic as a design partition. You can then preserve, export, and reuse the partition according to the following reuse flows:
- Core Partition Reuse—allows reuse of a synthesized or final snapshot of a core logic design partition (LUTs, flip-flops, M20K memory, and DSP blocks) in another project.
- Root Partition Reuse—allows reuse of the synthesized or final snapshot of the root partition. The root partition includes periphery resources (including I/O, HSSIO, PCIe, PLLs), as well as any associated core resources, while reserving a region for subsequent development.
- Tutorial Overview
- Tutorial Software and Hardware
- Tutorial Files
- Core Partition Reuse—Developer Tutorial
- Core Partition Reuse—Consumer Tutorial
- Root Partition Reuse—Developer Tutorial
- Root Partition Reuse—Consumer Tutorial
- (Optional) Step 8: Device Programming
- AN 839: Design Block Reuse Tutorial Document Revision History