Visible to Intel only — GUID: tdl1515005402717
Ixiasoft
1.1. Tutorial Overview
1.2. Tutorial Software and Hardware
1.3. Tutorial Files
1.4. Core Partition Reuse—Developer Tutorial
1.5. Core Partition Reuse—Consumer Tutorial
1.6. Root Partition Reuse—Developer Tutorial
1.7. Root Partition Reuse—Consumer Tutorial
1.8. (Optional) Step 8: Device Programming
1.9. AN 839: Design Block Reuse Tutorial Document Revision History
Visible to Intel only — GUID: tdl1515005402717
Ixiasoft
1.6.4. Step 4: Copy Files to Consumer Project
Manually copy the root_partition.qdb and top.sdc files to the Root_Partition_Reuse/Consumer/ directory.
Note: The top-level design requires .sdc constraints. The Consumer can also include a separate .sdc file to constrain the logic that they provide. The Logic Lock boundary is visible in the Chip Planner in the Consumer project for reference only. The Consumer cannot modify this region.
In the Root Partition Reuse—Consumer Tutorial, you integrate the root_partition.qdb and top.sdc files into the Consumer project.