Visible to Intel only — GUID: xhl1515005094999
Ixiasoft
1.1. Tutorial Overview
1.2. Tutorial Software and Hardware
1.3. Tutorial Files
1.4. Core Partition Reuse—Developer Tutorial
1.5. Core Partition Reuse—Consumer Tutorial
1.6. Root Partition Reuse—Developer Tutorial
1.7. Root Partition Reuse—Consumer Tutorial
1.8. (Optional) Step 8: Device Programming
1.9. AN 839: Design Block Reuse Tutorial Document Revision History
Visible to Intel only — GUID: xhl1515005094999
Ixiasoft
1.4.3. Step 3: Create the Black Box File
Integrating a core partition .qdb into another project requires that you add a supporting black box file to the Consumer project. The black box file defines the ports and port interface types for the block that you reuse in the Consumer project. Follow these steps to create a black box port definitions file for the blinking_led partition.
- To create a new text file, click File > New, select SystemVerilog HDL File under Design Files, and then click OK. Create a file that contains only the port definitions for the partition you export. These are the same port definitions that the blinking_led.sv file specifies:
module blinking_led ( output [3:0] value, input clock ); endmodule
- Save the black box file as blinking_led_bb.sv. When saving this file, disable the option to Add file to current project.
Figure 9. Disable Add File to Current Project