Arria® 10 Hard Processor System Technical Reference Manual
Visible to Intel only — GUID: sfo1410068045673
Ixiasoft
Visible to Intel only — GUID: sfo1410068045673
Ixiasoft
7.2.1.1.2. Secure Cache Accesses
Secure and non-secure partitioning also extends to the L1 and L2 caches.
There is a 32-bit physical address space for secure and non-secure transactions and a 33rd bit is provided to indicate security. The cache is able to store both secure and non-secure lines.
The Accelerator Coherency Port (ACP) in the Arm* Cortex* -A9 MPCore can be used with TrustZone* technology. The security state of the masters using the ACP must be the same as the Cortex-A9 processor.