Visible to Intel only — GUID: sss1414742138113
Ixiasoft
1.1. Avalon®-MM in Remote Update Intel® FPGA IP Core
1.2. Intel Arria 10 and Intel Cyclone® 10 GX Devices
1.3. Arria II, Arria V, Cyclone V, Stratix IV, and Stratix V Devices
1.4. Cyclone IV and Intel Cyclone 10 LP Devices
1.5. Flash Memory Programming Files
1.6. Design Examples
1.7. Remote Update Intel® FPGA IP User Guide Archives
1.8. Document Revision History for the Remote Update Intel® FPGA IP User Guide
Visible to Intel only — GUID: sss1414742138113
Ixiasoft
1.2.4. Ports
| Name | Port | Required? | Description |
|---|---|---|---|
| read_param | Input | No | Read signal for the parameter specified in param[] input port and fed to data_out[] output port. Signal indicating the parameter specified on the param[] port should be read. The number of bits set on data_out[] depends on the parameter type. The signal is sampled at the rising clock edge. Assert the signal for only one clock cycle to prevent the parameter from being read again in a subsequent clock cycle. The busy signal is activated as soon as read_param is read as active. While the parameter is being read, the busy signal remains asserted, and data_out[] has invalid data. When the busy signal is deactivated and data_out[] has a valid data, another parameter can be read. |
| write_param | Input | No | Write signal for parameter specified in param[] and with value specified in data_in[]. Signal indicating parameter specified with param[] should be written into remote update block with the value specified in data_in[]. The number of bits read from data_in[] depends on the parameter type. The signal is sampled at the rising clock edge. The signal should be asserted for only one clock cycle to prevent the parameter from being rewritten on a subsequent clock cycle. The busy signal is activated as soon as write_param is read as being active. While the parameter is being written, the busy signal remains asserted, and input to data_ in[] is ignored. When the busy signal is deactivated, another parameter can be written. This signal is only valid in factory configuration mode because parameters cannot be written in Application configuration mode. |
| param[] | Input | No | Bus that specifies which parameter need to be read or updated. A 3-bit bus that selects the parameter to be read or updated. If left unconnected, the default value for this port is 000. |
| data_in[] | Input | No | Data input for writing parameter data into the remote update block. Input bus for parameter data. For some parameters, not all bits are used. In this case, the lower-order bits are used (for example, status values use bits [4:0]). If left unconnected, this bus defaults to 0. The port is ignored if the current configuration is the Application configuration. A 32-bit bus width (4-bytes addressing configuration device, for example EPCQ-L256) in the Intel® Quartus® Prime software version 14.0 or later. |
| reconfig | Input | Yes | Signal indicating that reconfiguration of the part should begin using the current parameter settings. A value of 1 indicates reconfiguration should begin. This signal is ignored if the busy signal is asserted to ensure all parameters are completely written before reconfiguration begins. |
| reset_timer | Input | No |
Reset signal for watchdog timer. Signal indicating the internal watchdog timer should be reset. Unlike other inputs, this signal is not affected by the busy signal and can reset the timer even when the busy signal is asserted. A falling edge of this signal triggers a reset of the user watchdog timer. For the timing specification of this parameter, refer to the specific device handbook. |
| clock |
Input | Yes | Clock input to the remote update block. Clock input to control the machine and to drive the remote update block during the update of parameters. This port must be connected to a valid clock. |
| reset | Input | Yes | This is an active high signal. Asserting this signal high will reset the IP core. Asynchronous reset input to the IP core to initialize the machine to a valid state. The machine must be reset before first use, otherwise the state is not guaranteed to be valid. |
| busy | Output | No | Busy signal that indicates when remote update block is reading or writing data. While this signal is asserted, the machine ignores most of its inputs and cannot be altered until the machine deasserts this signal. Therefore, changes are made only when the machine is not busy. This signal goes high when read_param or write_ param is asserted, and remains high until the read or write operation completes. |
| data_out[] | Output | No | Data output when reading parameters. This bus holds read parameter data from the remote update block. The param[] value specifies the parameter to read. When the read_param signal is asserted, the parameter value is loaded and driven on this bus. Data is valid when the busy signal is deasserted. If left unconnected, the default value for the port is 0. The width of this bus is device-dependent. For the Intel® Quartus® Prime software version 14.0 and later, the bus width is 32-bit—using 4-byte addressing configuration device, for example EPCQL-256. |
| ctl_nupdt | Input | Yes | This port allows you to select which register to be read whenever read_param operation is running.
|