eCPRI Intel® FPGA IP User Guide

Download PDF
ID 683685
Date 8/16/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the eCPRI IP 2. Getting Started 3. eCPRI IP Parameters 4. Functional Description 5. Interface Overview 6. eCPRI IP Registers 7. eCPRI Intel FPGA IP User Guide Archives 8. Document Revision History for the eCPRI Intel® FPGA IP User Guide
1. About the eCPRI IP x
1.1. eCPRI Intel® FPGA IP Features 1.2. eCPRI IP Device Family Support 1.3. eCPRI Intel® FPGA IP Device Speed Grade Support 1.4. eCPRI IP Resource Utilization 1.5. Intel® FPGA IP Core Verification 1.6. eCPRI IP Release Information
2. Getting Started x
2.1. Installing and Licensing 2.2. Specifying the IP Core Parameters and Options 2.3. eCPRI IP Generated File Structure 2.4. Simulating the eCPRI IP 2.5. Compiling the Full Design and Programming the FPGA
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
4. Functional Description x
4.1. Interfaces 4.2. High Level Data Path Flow 4.3. Operation of the eCPRI IP Blocks
4.2. High Level Data Path Flow x
4.2.1. Transmit TX Path 4.2.2. Receive RX Path 4.2.3. Supported Ethernet Variants
4.3. Operation of the eCPRI IP Blocks x
4.3.1. Packet Classifier 4.3.2. Ethernet Header Insertion/Removal 4.3.3. Concatenation/De-concatenation 4.3.4. Header Mapper/De-Mapper 4.3.5. eCPRI IWF Type 0 4.3.6. eCPRI Message 5 Packet Parser 4.3.7. Packet Queue 4.3.8. eCPRI Message Type 4.3.9. Error Handling 4.3.10. RX Throttling
4.3.8. eCPRI Message Type x
4.3.8.1. eCPRI Message Type 0- IQ Data Transfer 4.3.8.2. eCPRI Message Type 1- Bit Sequence Transfer 4.3.8.3. eCPRI Message Type 2- Real Time Control Data 4.3.8.4. eCPRI Message Type 3- Generic Data Transfer 4.3.8.5. eCPRI Message Type 4- Remote Memory Access 4.3.8.6. eCPRI Message Type 5- One-Way Delay Measurement 4.3.8.7. eCPRI Message Type 6- Remote Reset 4.3.8.8. eCPRI Message Type 7- Event Indication 4.3.8.9. eCPRI Message Type 64- 255 Vendor Specific
5. Interface Overview x
5.1. eCPRI IP Clock Signals 5.2. Power, Reset, and Firewalls Signals 5.3. TX Time of Day Interface 5.4. RX Time of Day Interface 5.5. Interrupt 5.6. Configuration Avalon® Memory-Mapped Interface 5.7. Ethernet MAC Source Interface 5.8. Ethernet MAC Sink Interface 5.9. External ST Source Interface 5.10. External ST Sink Interface 5.11. eCPRI IP Source Interface 5.12. eCPRI IP Sink Interface 5.13. Miscellaneous Interface Signals 5.14. IWF Type 0 eCPRI Interface 5.15. IWF Type 0 CPRI MAC Interface
5.2. Power, Reset, and Firewalls Signals x
5.2.1. Reset Control and Initialization Flows
5.7. Ethernet MAC Source Interface x
5.7.1. E-tile Hard IP for Ethernet 1588 PTP Signals 5.7.2. 25G Ethernet MAC 1588 PTP Signals 5.7.3. 10G Ethernet MAC 1588 PTP Signals 5.7.4. F-Tile Ethernet Hard IP 1588 PTP Signals 5.7.5. Agilex 5 Device Ethernet Hard IP 1588 PTP Signals
5.14. IWF Type 0 eCPRI Interface x
5.14.1. IWF Source Interface 5.14.2. IWF Sink Interface
5.15. IWF Type 0 CPRI MAC Interface x
5.15.1. CPRI 32-bit IQ Data TX Interface 5.15.2. CPRI 64-bit IQ Data TX Interface 5.15.3. CPRI 32-bit Ctrl_AxC TX Interface 5.15.4. CPRI 64-bit Ctrl_AxC TX Interface 5.15.5. CPRI 32-bit Vendor Specific TX Interface 5.15.6. CPRI 64-bit Vendor Specific TX Interface 5.15.7. CPRI 32-bit Real-time Vendor Specific TX Interface 5.15.8. CPRI 64-bit Real-time Vendor Specific TX Interface 5.15.9. CPRI Gigabit Media Independent Interface (GMII) 5.15.10. CPRI IP L1 Control and Status Interface
1. About the eCPRI IP
2. Getting Started
3. eCPRI IP Parameters
4. Functional Description
5. Interface Overview
6. eCPRI IP Registers
7. eCPRI Intel FPGA IP User Guide Archives
8. Document Revision History for the eCPRI Intel® FPGA IP User Guide

5.7.1. E-tile Hard IP for Ethernet 1588 PTP Signals

Table 36.  Signals of the E-tile Hard IP for Ethernet 1588 PTP InterfaceAll signals are synchronous to clk_tx clock.
Signal Name Width Direction Description
ptp_timestamp_insert 1 Output

Inserts an egress timestamp into the current TX Packet on the respective channel.

Valid only when the TX valid and TX SOP signals are asserted.
ptp_tx_etstamp_ins_ctrl_residence_time_update 1 Output

When asserted, inserts a residence time timestamp into the correction field in the current TX packet on the respective channel.

Valid only when the TX valid and TX SOP signals are asserted.
i_ptp_zero_csum 1 Output

When asserted, overwrites the checksum in a UDP packet carried inside the current TX packet with zeros during IPv4.

Valid only when the TX valid and TX SOP signals are asserted.
i_ptp_update_eb 1 Output

When asserted, overwrites the extended bytes field in an IPv6 packet carried inside the current TX packet with a value that cancels out changes to the checksum due to changes to the UDP packet.

Valid only when the TX valid and TX SOP signals are asserted.
i_ptp_ts_format 1 Output

When asserted, selects the format of the PTP 1-step operation on the respective channel.

Tie to 1 to indicate the use of IEEE 1588v2 timestamp and correction field formats (96 bits)

Valid only when either the egress time timestamp signal (i_ptp_ins_ets) or the residence time timestamp signal (i_ptp_ins_cf), and the TX valid signal, and SOP signal are asserted.

ptp_offset_timestamp 16 Output

When asserted, indicates the position of the PTP timestamp field in the current TX packet.

Valid only when the TX valid and TX SOP signals are asserted.
ptp_offset_correction_field 16 Output

When asserted, indicates the position of the PTP correction field in the current TX packet.

Valid only when the TX valid and TX SOP signals are asserted.
i_ptp_csum_offset 16 Output

When asserted, indicates the position of the first byte of a UDP checksum field in the current TX packet.

Valid only when the checksum overwrite in a UDP packet (e.g. i_ptp_zero_csum), TX valid, TX SOP signals are asserted.

i_ptp_eb_offset 16 Output

When asserted, indicates the position of the first byte of extended bytes field in the current TX packet.

Valid only when the extended bytes overwrite in an IPv6 packet (e.g. i_ptp_update_eb ), TX valid, TX SOP signals are asserted.

ptp_timestamp_request_valid 1 Output

Request a 2-step timestamp signal for the current TX packet.

When asserted, generates a TX timestamp for the current packet.

Valid only when the TX valid and TX SOP signals are asserted.
ptp_timestamp_request_fingerprint PTP_TS_FP_WIDTH+2 Output

Fingerprint signal for current TX packet.

Assigns a PTP_TS_FP_WIDTH+2 fingerprint to a TX packet that is being transmitted, so that the 2-step or 1-step PTP/eCPRI one way delay measurement timestamp associated with the TX packet can be identified. The timestamp returns with the same fingerprint. Refer to section 4.2.1.

Valid only when the TX valid and TX SOP signals are asserted.
ptp_tx_ingress_timestamp_96b_data 96 Output

Provides the V2-format timestamp when a 1588 PTP frame begins transmission on the Ethernet link.

Synchronous with mac_source_valid.

o_tx_ptp_ready 1 Input

TX PTP ready signal.

When asserted, the core to ready to request for TX PTP functions on the respective channel.
o_rx_ptp_ready 1 Input

RX PTP ready signal.

When asserted, indicates the RX PTP logic ready for use on the respective channel.
Related Information
Level Two Title