Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

Download PDF
ID 683609
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Answers to Top FAQs 2. Creating a System with Platform Designer 3. Creating a Board Support Package with BSP Editor 4. Creating Platform Designer Components 5. Optimizing Platform Designer System Performance 6. Platform Designer Interconnect 7. Platform Designer System Design Components 8. Platform Designer Command-Line Utilities 9. Component Interface Tcl Reference 10. Intel® Quartus® Prime Pro Edition User Guide: Platform Designer Document Archives A. Intel® Quartus® Prime Pro Edition User Guides
2. Creating a System with Platform Designer x
2.1. What's New In This Version 2.2. Platform Designer Interface Support 2.3. Platform Designer System Design Flow 2.4. Creating or Opening a Platform Designer System 2.5. Using the Board-Aware Flow in Platform Designer 2.6. Viewing a Platform Designer System 2.7. Adding IP Components to a System 2.8. Connecting System Components 2.9. Specifying Interconnect Parameters 2.10. Correcting Platform Designer System Timing Issues 2.11. Specifying Signal and Interface Boundary Requirements 2.12. Configuring Platform Designer System Security 2.13. Upgrading Outdated IP Components in Platform Designer 2.14. Synchronizing System Component Information 2.15. Validating System Integrity 2.16. Preserving System Elements for Debug 2.17. Generating a Platform Designer System 2.18. Generating Simulation Files for Platform Designer Systems and IP Variants 2.19. Adding a System to an Intel® Quartus® Prime Project 2.20. Managing Hierarchical Platform Designer Systems 2.21. Saving and Archiving Platform Designer Systems 2.22. Sharing Platform Designer Packaged Subsystems 2.23. Comparing Platform Designer Systems and IP components 2.24. Running System Scripts 2.25. Creating a System with Platform Designer Revision History
2.4. Creating or Opening a Platform Designer System x
2.4.1. Specifying the Target Intel® FPGA Device or Board for a System 2.4.2. Specifying Additional Application Memory 2.4.3. Synchronizing IP File References 2.4.4. Converting Incompatible Components
2.5. Using the Board-Aware Flow in Platform Designer x
2.5.1. Accessing Intel FPGA Design Examples 2.5.2. Specifying the Target Board for a Platform Designer System 2.5.3. Generating Board and Preset Files for Existing Systems
2.5.2. Specifying the Target Board for a Platform Designer System x
2.5.2.1. Changing the Target Board for a Platform Designer System 2.5.2.2. Using Board Files
2.5.2.2. Using Board Files x
2.5.2.2.1. Creating a New Board File 2.5.2.2.2. Create New Board Dialog Box Options 2.5.2.2.3. Viewing or Deleting Board Files
2.5.3. Generating Board and Preset Files for Existing Systems x
2.5.3.1. Generating Board and Preset Files for Existing Systems Using Platform Designer 2.5.3.2. Generating Presets for Existing Systems with Multiple Instances 2.5.3.3. Generating Board and Presets for Existing Systems Using Command Line 2.5.3.4. Preset Files Saved
2.6. Viewing a Platform Designer System x
2.6.1. Viewing the System Hierarchy 2.6.2. Filtering the System View 2.6.3. Viewing System Connections 2.6.4. Viewing Clock and Reset Domains 2.6.5. Viewing Avalon® Memory-Mapped Domains in a System 2.6.6. Viewing the System Schematic 2.6.7. Customizing the Platform Designer Layout 2.6.8. Changing the Platform Designer Font
2.6.4. Viewing Clock and Reset Domains x
2.6.4.1. Viewing Clock Domains in a System 2.6.4.2. Viewing Reset Domains in a System
2.7. Adding IP Components to a System x
2.7.1. Modifying IP Parameters 2.7.2. Applying Preset Parameters for Specific Applications 2.7.3. Creating IP Presets Targeting Specific Boards 2.7.4. Adding Third-Party IP Components 2.7.5. Specifying IP Component Instantiation Options 2.7.6. Creating or Opening an IP Core Variant
2.7.1. Modifying IP Parameters x
2.7.1.1. Viewing Component or Parameter Details 2.7.1.2. Viewing a Component's Block Symbol
2.7.2. Applying Preset Parameters for Specific Applications x
2.7.2.1. Customizing IP Presets
2.7.3. Creating IP Presets Targeting Specific Boards x
2.7.3.1. Creating IP Presets 2.7.3.2. Defining Preset Pin Assignments 2.7.3.3. Viewing, Applying, and Deleting IP Presets 2.7.3.4. Auto-Exporting IP Preset Interfaces and Pins 2.7.3.5. Editing Pin Assignments for Presets 2.7.3.6. Viewing IP Presets In Board Catalog
2.7.3.2. Defining Preset Pin Assignments x
2.7.3.2.1. Defining Preset Pin Assignments in Pin Assignments Tab 2.7.3.2.2. Defining Preset Pin Assignments in a Pin File
2.7.4. Adding Third-Party IP Components x
2.7.4.1. IP Search Path Recursive Search 2.7.4.2. Defining the IP Search Path with Index Files
2.7.4.1. IP Search Path Recursive Search x
2.7.4.1.1. IP Search Path Precedence 2.7.4.1.2. IP Component Description Files
2.7.5. Specifying IP Component Instantiation Options x
2.7.5.1. Component Implementation Type Options
2.8. Connecting System Components x
2.8.1. Platform Designer 64-Bit Addressing Support 2.8.2. Connecting Hosts and Agents 2.8.3. Connecting NoC IP in Platform Designer 2.8.4. Wire-Level Connectivity
2.8.1. Platform Designer 64-Bit Addressing Support x
2.8.1.1. Support for Avalon® Memory Mapped Non-Power of Two Data Widths
2.8.4. Wire-Level Connectivity x
2.8.4.1. Editing Wire-Level Expressions 2.8.4.2. Wire-Level Expression Syntax 2.8.4.3. Adding or Removing Ports from Wire-Level Endpoint Interfaces 2.8.4.4. Scripting Wire-Level Expressions
2.9. Specifying Interconnect Parameters x
2.9.1. Interconnect Parameters 2.9.2. Previewing the System Interconnect
2.11. Specifying Signal and Interface Boundary Requirements x
2.11.1. Interface Requirements Tab Fields 2.11.2. Editing Exported Interface Signal Names
2.12. Configuring Platform Designer System Security x
2.12.1. System Security Options 2.12.2. Specifying a Default Avalon Agent or AXI Subordinate 2.12.3. Accessing Undefined Memory Regions
2.14. Synchronizing System Component Information x
2.14.1. System Info Tab Fields
2.15. Validating System Integrity x
2.15.1. Validating the System Integrity of Individual Components
2.17. Generating a Platform Designer System x
2.17.1. Generation Dialog Box Options 2.17.2. Specifying the Generation ID 2.17.3. Disabling or Enabling Parallel IP Generation 2.17.4. Files Generated for Platform Designer Systems 2.17.5. Generating System Testbench Files 2.17.6. Generating Example Designs for IP Components 2.17.7. Incremental System Generation Example 2.17.8. Generating the HPS IP Component System View Description File 2.17.9. Generating Header Files for Host Components
2.17.5. Generating System Testbench Files x
2.17.5.1. Platform Designer Testbench Files
2.18. Generating Simulation Files for Platform Designer Systems and IP Variants x
2.18.1. Adding Assertion Monitors for Simulation 2.18.2. Simulating Software Running on a Nios® II Processor 2.18.3. Generating Simulation Files NoC Designs
2.18.3. Generating Simulation Files NoC Designs x
2.18.3.1. Generating a Simulation Registration Include File for RTL Simulation of NoC Designs 2.18.3.2. Contents of Simulation Registration Include File
2.20. Managing Hierarchical Platform Designer Systems x
2.20.1. Adding a Subsystem to a Platform Designer System 2.20.2. Viewing and Traversing Subsystem Contents 2.20.3. Editing a Subsystem 2.20.4. Saving a Subsystem 2.20.5. Changing a Component's Hierarchy Level
2.21. Saving and Archiving Platform Designer Systems x
2.21.1. Saving Platform Designer Systems 2.21.2. Archiving Platform Designer Systems 2.21.3. Including Platform Designer Systems in Project Archives
2.21.3. Including Platform Designer Systems in Project Archives x
2.21.3.1. Project Files to Include In External Revision Control
2.22. Sharing Platform Designer Packaged Subsystems x
2.22.1. User Personas for Packaged Subsystems 2.22.2. Terminology for Packaged Subsystems 2.22.3. Creating a New Packaged Subsystem 2.22.4. Specifying Additional Packaged Subsystem Files 2.22.5. Modifying the Packaged Subsystem Script 2.22.6. Instantiating a Packaged Subsystem 2.22.7. Revising a Packaged Subsystem 2.22.8. New Packaged Subsystem Dialog Box Options and Controls
2.23. Comparing Platform Designer Systems and IP components x
2.23.1. Using the System Diff Tool
3. Creating a Board Support Package with BSP Editor x
3.1. Creating a BSP from Platform Designer 3.2. Opening a BSP from Platform Designer 3.3. Saving a BSP from Platform Designer 3.4. Exporting a BSP as Tcl from Platform Designer 3.5. BSP Editor GUI 3.6. Creating a Board Support Package with BSP Editor Revision History
3.1. Creating a BSP from Platform Designer x
3.1.1. Create New BSP Dialog Box
3.5. BSP Editor GUI x
3.5.1. Main Tab 3.5.2. BSP Software Packages Tab 3.5.3. BSP Drivers Tab 3.5.4. BSP Linker Script Tab 3.5.5. BSP Enable File Generation Tab 3.5.6. BSP Target Directory Tab 3.5.7. Messages Tabs
3.5.4. BSP Linker Script Tab x
3.5.4.1. Linker Section Mappings 3.5.4.2. Linker Regions
4. Creating Platform Designer Components x
4.1. Platform Designer Components 4.2. Design Phases of an IP Component 4.3. Creating IP Components in the Component Editor 4.4. Creating Generic Components in a System 4.5. Exporting HDL Parameters to a System 4.6. Scripting Wire-Level Expressions 4.7. Control Interfaces Dynamically with an Elaboration Callback 4.8. Control File Generation Dynamically with Parameters and a Fileset Callback 4.9. Create a Composed Component or Subsystem 4.10. Add Component Instances to a Static or Generated Component 4.11. Creating Platform Designer Components Revision History
4.1. Platform Designer Components x
4.1.1. Platform Designer Interface Support 4.1.2. Component Structure 4.1.3. Component File Organization 4.1.4. Component Versions
4.1.4. Component Versions x
4.1.4.1. Upgrade IP Components to the Latest Version
4.3. Creating IP Components in the Component Editor x
4.3.1. Save an IP Component and Create the _hw.tcl File 4.3.2. Edit an IP Component with the Platform Designer Component Editor 4.3.3. Specify IP Component Type Information 4.3.4. Create an HDL File in the Platform Designer Component Editor 4.3.5. Defining HDL Parameters in _hw.tcl 4.3.6. Declaring SystemVerilog Interfaces in _hw.tcl 4.3.7. Create an HDL File Using a Template in the Platform Designer Component Editor 4.3.8. Specify Synthesis and Simulation Files in the Platform Designer Component Editor 4.3.9. Add Signals and Interfaces in the Platform Designer Component Editor 4.3.10. Specify Parameters in the Platform Designer Component Editor
4.3.8. Specify Synthesis and Simulation Files in the Platform Designer Component Editor x
4.3.8.1. Specify HDL Files for Synthesis in the Platform Designer Component Editor 4.3.8.2. Analyze Synthesis Files in the Platform Designer Component Editor 4.3.8.3. Specify Files for Simulation in the Component Editor 4.3.8.4. Include an Internal Register Map Description in the .svd for Agent Interfaces Connected to an HPS Component
4.3.10. Specify Parameters in the Platform Designer Component Editor x
4.3.10.1. Valid Ranges for Parameters in the _hw.tcl File 4.3.10.2. Types of Platform Designer Parameters 4.3.10.3. Obtaining Device Trait Information Using PART_TRAIT System Information Parameter 4.3.10.4. Declare Parameters with Custom _hw.tcl Commands 4.3.10.5. Validate Parameter Values with a Validation Callback
4.3.10.2. Types of Platform Designer Parameters x
4.3.10.2.1. Platform Designer User Parameters 4.3.10.2.2. Platform Designer System Information Parameters 4.3.10.2.3. Parameterized Parameter Widths 4.3.10.2.4. Platform Designer Derived Parameters
4.4. Creating Generic Components in a System x
4.4.1. Adding Generic HDL Component Parameters 4.4.2. Adding Generic Blackbox Component Parameters 4.4.3. Adding Generic Component Interfaces and Signals 4.4.4. Adding Generic HLS Components 4.4.5. Creating a System Template for a Generic Component 4.4.6. Exporting a Generic Component
4.4.3. Adding Generic Component Interfaces and Signals x
4.4.3.1. Mirroring Interfaces in a Generic Component 4.4.3.2. Cloning Interfaces in a Generic Component 4.4.3.3. Importing Interfaces to a Generic Component
4.4.4. Adding Generic HLS Components x
4.4.4.1. Add High Level Synthesis Files to a Generic Component 4.4.4.2. Compile High Level Synthesis Files 4.4.4.3. Import High Level Synthesis Files
4.5. Exporting HDL Parameters to a System x
4.5.1. HDL Parameters Tab Settings and Controls
4.10. Add Component Instances to a Static or Generated Component x
4.10.1. Static IP Components 4.10.2. Generated Components 4.10.3. Design Guidelines for Adding Component Instances
5. Optimizing Platform Designer System Performance x
5.1. Designing with Avalon® and AXI Interfaces 5.2. Using Hierarchy in Systems 5.3. Using Concurrency in Memory-Mapped Systems 5.4. Inserting Pipeline Stages to Increase System Frequency 5.5. Using Bridges 5.6. Increasing Transfer Throughput 5.7. Reducing Logic Utilization 5.8. Reducing Power Consumption 5.9. Reset Polarity and Synchronization in Platform Designer 5.10. Optimizing Platform Designer System Performance Design Examples 5.11. Optimizing Platform Designer System Performance Revision History
5.1. Designing with Avalon® and AXI Interfaces x
5.1.1. Designing Streaming Components 5.1.2. Designing Memory-Mapped Components
5.3. Using Concurrency in Memory-Mapped Systems x
5.3.1. Implementing Concurrency With Multiple Hosts 5.3.2. Implementing Concurrency With Multiple Agents 5.3.3. Implementing Concurrency with DMA Engines
5.5. Using Bridges x
5.5.1. Using Bridges to Increase System Frequency 5.5.2. Using Bridges to Minimize Design Logic 5.5.3. Using Bridges to Minimize Adapter Logic 5.5.4. Considering the Effects of Using Bridges
5.5.1. Using Bridges to Increase System Frequency x
5.5.1.1. Inserting Pipeline Bridges 5.5.1.2. Using Clock Crossing Bridges
5.5.1.1. Inserting Pipeline Bridges x
5.5.1.1.1. Implementing Command Pipelining (Host-to-Agent) 5.5.1.1.2. Implementing Response Pipelining (Agent-to-Host)
5.5.2. Using Bridges to Minimize Design Logic x
5.5.2.1. Avoiding Speed Optimizations That Increase Logic 5.5.2.2. Limiting Concurrency
5.5.3. Using Bridges to Minimize Adapter Logic x
5.5.3.1. Determining Effective Placement of Bridges 5.5.3.2. Changing the Response Buffer Depth
5.5.4. Considering the Effects of Using Bridges x
5.5.4.1. Increased Latency 5.5.4.2. Limited Concurrency 5.5.4.3. Address Space Translation 5.5.4.4. Address Coherency
5.5.4.1. Increased Latency x
5.5.4.1.1. Acceptable Latency Increase 5.5.4.1.2. Unacceptable Latency Increase
5.6. Increasing Transfer Throughput x
5.6.1. Using Pipelined Transfers 5.6.2. Arbitration Shares and Bursts
5.6.1. Using Pipelined Transfers x
5.6.1.1. Using the Maximum Pending Reads Parameter
5.6.2. Arbitration Shares and Bursts x
5.6.2.1. Differences Between Arbitration Shares and Bursts 5.6.2.2. Choosing Avalon® Memory Mapped Interface Types 5.6.2.3. Avalon® Memory Mapped Burst Host Example
5.6.2.2. Choosing Avalon® Memory Mapped Interface Types x
5.6.2.2.1. Simple Avalon® Memory Mapped Interfaces 5.6.2.2.2. Pipelined Avalon® Memory Mapped Interfaces 5.6.2.2.3. Burst Avalon® Memory Mapped Interfaces
5.7. Reducing Logic Utilization x
5.7.1. Minimizing Interconnect Logic to Reduce Logic Unitization 5.7.2. Minimizing Arbitration Logic by Consolidating Multiple Interfaces 5.7.3. Reducing Logic Utilization With Multiple Clock Domains 5.7.4. Duration of Transfers Crossing Clock Domains
5.7.1. Minimizing Interconnect Logic to Reduce Logic Unitization x
5.7.1.1. Creating Dedicated Host and Agent Connections to Minimize Interconnect Logic 5.7.1.2. Removing Unnecessary Connections to Minimize Interconnect Logic 5.7.1.3. Simplifying Address Decode Logic
5.7.2. Minimizing Arbitration Logic by Consolidating Multiple Interfaces x
5.7.2.1. Logic Consolidation Trade-Offs 5.7.2.2. Consolidating Interfaces
5.8. Reducing Power Consumption x
5.8.1. Reducing Power Consumption With Multiple Clock Domains 5.8.2. Reducing Power Consumption by Minimizing Toggle Rates 5.8.3. Reducing Power Consumption by Disabling Logic
5.10. Optimizing Platform Designer System Performance Design Examples x
5.10.1. Avalon Pipelined Read Host Example 5.10.2. Multiplexer Examples
5.10.1. Avalon Pipelined Read Host Example x
5.10.1.1. Avalon Pipelined Read Host Example Design Requirements 5.10.1.2. Expected Throughput Improvement
6. Platform Designer Interconnect x
6.1. Memory-Mapped Interfaces 6.2. Avalon® Streaming Interfaces 6.3. Avalon® Streaming Credit Interfaces 6.4. Interrupt Interfaces 6.5. Clock Interfaces 6.6. Reset Interfaces 6.7. Conduits 6.8. Interconnect Pipelining 6.9. Error Correction Coding (ECC) in Platform Designer Interconnect 6.10. AMBA* 3 AXI Protocol Specification Support (version 1.0) 6.11. AMBA* 3 APB Protocol Specification Support (version 1.0) 6.12. AMBA* 4 AXI Memory-Mapped Interface Support (version 2.0) 6.13. AMBA* 4 AXI Streaming Interface Support (version 1.0) 6.14. AMBA* 4 AXI-Lite Protocol Specification Support (version 2.0) 6.15. Port Roles (Interface Signal Types) 6.16. Platform Designer Interconnect Revision History
6.1. Memory-Mapped Interfaces x
6.1.1. Platform Designer Packet Format 6.1.2. Interconnect Domains 6.1.3. Avalon Host and AXI Manager Network Interfaces 6.1.4. Avalon Agent and AXI Subordinate Network Interfaces 6.1.5. Arbitration 6.1.6. Memory-Mapped Arbiter 6.1.7. Datapath Multiplexing Logic 6.1.8. Width Adaptation 6.1.9. Burst Adapter 6.1.10. Waitrequest Allowance Adapter 6.1.11. Read and Write Responses 6.1.12. Platform Designer Address Decoding
6.1.1. Platform Designer Packet Format x
6.1.1.1. Fields in the Platform Designer Packet Format 6.1.1.2. Transaction Types for Memory-Mapped Interfaces 6.1.1.3. Platform Designer Transformations
6.1.2. Interconnect Domains x
6.1.2.1. Using One Domain with Width Adaptation 6.1.2.2. Using Two Separate Domains
6.1.3. Avalon Host and AXI Manager Network Interfaces x
6.1.3.1. Avalon® Memory Mapped Host Agent 6.1.3.2. Avalon® Memory Mapped Host Translator 6.1.3.3. AXI Manager Agent 6.1.3.4. AXI Translator 6.1.3.5. APB Manager Agent 6.1.3.6. APB Subordinate Agent 6.1.3.7. APB Translator 6.1.3.8. AHB Subordinate Agent 6.1.3.9. Memory-Mapped Router 6.1.3.10. Memory-Mapped Traffic Limiter
6.1.4. Avalon Agent and AXI Subordinate Network Interfaces x
6.1.4.1. Avalon® Memory Mapped Agent Translator 6.1.4.2. AXI Translator 6.1.4.3. Wait State Insertion 6.1.4.4. Avalon® Memory Mapped Agent Component 6.1.4.5. AXI Subordinate Agent
6.1.5. Arbitration x
6.1.5.1. Round-Robin Arbitration 6.1.5.2. Fixed Priority Arbitration
6.1.5.1. Round-Robin Arbitration x
6.1.5.1.1. Fairness-Based Shares 6.1.5.1.2. Round-Robin Scheduling
6.1.5.2. Fixed Priority Arbitration x
6.1.5.2.1. Designate a Platform Designer Agent to Use Fixed Priority Arbitration 6.1.5.2.2. Fixed Priority Arbitration with AXI Managers and Avalon® Memory Mapped Agents
6.1.8. Width Adaptation x
6.1.8.1. Memory-Mapped Width Adapter
6.1.8.1. Memory-Mapped Width Adapter x
6.1.8.1.1. AXI Wide-to-Narrow Adaptation 6.1.8.1.2. AXI Narrow-to-Wide Adaptation
6.1.9. Burst Adapter x
6.1.9.1. Burst Adapter Implementation Options 6.1.9.2. Burst Adaptation: AXI to Avalon® 6.1.9.3. Burst Adaptation: Avalon® to AXI
6.2. Avalon® Streaming Interfaces x
6.2.1. Avalon® Streaming Adapters
6.2.1. Avalon® Streaming Adapters x
6.2.1.1. Avalon® Streaming Adapter 6.2.1.2. Channel Adapter 6.2.1.3. Data Format Adapter 6.2.1.4. Error Adapter 6.2.1.5. Timing Adapter
6.2.1.1. Avalon® Streaming Adapter x
6.2.1.1.1. Avalon® Streaming Adapter Parameters Common to Source and Sink Interfaces 6.2.1.1.2. Avalon® Streaming Adapter Upstream Source Interface Parameters 6.2.1.1.3. Avalon® Streaming Adapter Downstream Sink Interface Parameters
6.2.1.2. Channel Adapter x
6.2.1.2.1. Avalon® Streaming Channel Adapter Input Interface Parameters 6.2.1.2.2. Avalon® Streaming Channel Adapter Output Interface Parameters 6.2.1.2.3. Avalon® Streaming Channel Adapter Common to Input and Output Interface Parameters
6.2.1.3. Data Format Adapter x
6.2.1.3.1. Avalon® Streaming Data Format Adapter Input Interface Parameters 6.2.1.3.2. Avalon® Streaming Data Format Adapter Output Interface Parameters 6.2.1.3.3. Avalon® Streaming Data Format Adapter Common to Input and Output Interface Parameters
6.2.1.4. Error Adapter x
6.2.1.4.1. Avalon® Streaming Error Adapter Input Interface Parameters 6.2.1.4.2. Avalon® Streaming Error Adapter Output Interface Parameters 6.2.1.4.3. Avalon® Streaming Error Adapter Common to Input and Output Interface Parameters
6.2.1.5. Timing Adapter x
6.2.1.5.1. Avalon® Streaming Timing Adapter Input Interface Parameters 6.2.1.5.2. Avalon® Streaming Timing Adapter Output Interface Parameters 6.2.1.5.3. Avalon® Streaming Timing Adapter Common to Input and Output Interface Parameters
6.3. Avalon® Streaming Credit Interfaces x
6.3.1. Terms and Concepts 6.3.2. Avalon® Streaming Credit Adapters 6.3.3. Avalon® Streaming Credit Multiplexer 6.3.4. Avalon® Streaming Credit Demultiplexer 6.3.5. Avalon® Streaming Credit Pipeline Bridge
6.3.2. Avalon® Streaming Credit Adapters x
6.3.2.1. Avalon® Streaming Credit Wide to Narrow Adapter 6.3.2.2. Avalon® Streaming Credit Narrow to Wide Adapter 6.3.2.3. Avalon® Streaming Credit Max Credit Adapter 6.3.2.4. Avalon® Streaming Ready to Credit Adapter 6.3.2.5. Avalon® Streaming Credit to Ready Adapter
6.3.2.1. Avalon® Streaming Credit Wide to Narrow Adapter x
6.3.2.1.1. Avalon® Streaming Credit Wide to Narrow Adapter Interface Parameters 6.3.2.1.2. Avalon® Streaming Credit Wide to Narrow Adapter Interface Signals
6.3.2.2. Avalon® Streaming Credit Narrow to Wide Adapter x
6.3.2.2.1. Avalon® Streaming Credit Narrow to Wide Adapter Interface Parameters 6.3.2.2.2. Avalon® Streaming Credit Narrow to Wide Adapter Interface Signals
6.3.2.3. Avalon® Streaming Credit Max Credit Adapter x
6.3.2.3.1. Avalon® Streaming Credit Max Credit Adapter Interface Parameters 6.3.2.3.2. Avalon® Streaming Credit Max Credit Adapter Interface Signals
6.3.2.4. Avalon® Streaming Ready to Credit Adapter x
6.3.2.4.1. Avalon® Streaming Ready to Credit Adapter Interface Parameters 6.3.2.4.2. Avalon® Streaming Ready to Credit Adapter Interface Signals
6.3.2.5. Avalon® Streaming Credit to Ready Adapter x
6.3.2.5.1. Avalon® Streaming Credit to Ready Adapter Interface Parameters 6.3.2.5.2. Avalon® Streaming Credit to Ready Adapter Interface Signals
6.3.3. Avalon® Streaming Credit Multiplexer x
6.3.3.1. Avalon® Streaming Credit Multiplexer Parameters 6.3.3.2. Avalon® Streaming Credit Multiplexer Interface Signals
6.3.4. Avalon® Streaming Credit Demultiplexer x
6.3.4.1. Avalon® Streaming Credit Demultiplexer Parameters 6.3.4.2. Avalon® Streaming Credit Demultiplexer Interface Signals
6.3.5. Avalon® Streaming Credit Pipeline Bridge x
6.3.5.1. Avalon® Streaming Credit Pipeline Bridge Parameters 6.3.5.2. Avalon® Streaming Credit Pipeline Bridge Interface Signals
6.4. Interrupt Interfaces x
6.4.1. Individual Requests IRQ Scheme 6.4.2. Assigning IRQs in Platform Designer
6.4.2. Assigning IRQs in Platform Designer x
6.4.2.1. IRQ Bridge 6.4.2.2. IRQ Mapper 6.4.2.3. IRQ Clock Crosser 6.4.2.4. IRQ Fanout
6.5. Clock Interfaces x
6.5.1. (High Speed Serial Interface) HSSI Clock Interfaces
6.5.1. (High Speed Serial Interface) HSSI Clock Interfaces x
6.5.1.1. HSSI Serial Clock Interface 6.5.1.2. HSSI Bonded Clock Interface
6.5.1.1. HSSI Serial Clock Interface x
6.5.1.1.1. HSSI Serial Clock Source 6.5.1.1.2. HSSI Serial Clock Sink 6.5.1.1.3. HSSI Serial Clock Connection 6.5.1.1.4. HSSI Serial Clock Example
6.5.1.2. HSSI Bonded Clock Interface x
6.5.1.2.1. HSSI Bonded Clock Source 6.5.1.2.2. HSSI Bonded Clock Sink 6.5.1.2.3. HSSI Bonded Clock Connection 6.5.1.2.4. HSSI Bonded Clock Example
6.6. Reset Interfaces x
6.6.1. Single Global Reset Signal Implemented by Platform Designer 6.6.2. Reset Controller 6.6.3. Reset Bridge 6.6.4. Reset Sequencer
6.6.4. Reset Sequencer x
6.6.4.1. Reset Sequencer Parameters 6.6.4.2. Reset Sequencer Timing Diagrams 6.6.4.3. Reset Sequencer CSR Registers 6.6.4.4. Reset Sequencer Software Flows
6.6.4.3. Reset Sequencer CSR Registers x
6.6.4.3.1. Reset Sequencer Status Register 6.6.4.3.2. Reset Sequencer Interrupt Enable Register 6.6.4.3.3. Reset Sequencer Control Register 6.6.4.3.4. Reset Sequencer Software Sequenced Reset Assert Control Register 6.6.4.3.5. Reset Sequencer Software Sequenced Reset Deassert Control Register 6.6.4.3.6. Reset Sequencer Software Direct Controlled Resets 6.6.4.3.7. Reset Sequencer Software Reset Masking
6.6.4.4. Reset Sequencer Software Flows x
6.6.4.4.1. Reset Sequencer (Software-Triggered) Flow 6.6.4.4.2. Reset Assert Flow 6.6.4.4.3. Reset Deassert Flow 6.6.4.4.4. Reset Assert (Software Sequenced) Flow 6.6.4.4.5. Reset Deassert (Software Sequenced) Flow
6.8. Interconnect Pipelining x
6.8.1. Add Pipeline Stages to the Interconnect Schematic
6.10. AMBA* 3 AXI Protocol Specification Support (version 1.0) x
6.10.1. Channels 6.10.2. Cache Support 6.10.3. Security Support 6.10.4. Atomic Accesses 6.10.5. Response Signaling 6.10.6. Ordering Model 6.10.7. Data Buses 6.10.8. Unaligned Address Commands 6.10.9. Avalon® and AXI Transaction Support
6.10.1. Channels x
6.10.1.1. Read and Write Address Channels 6.10.1.2. Write Data, Write Response, and Read Data Channels 6.10.1.3. Low Power Channel
6.10.2. Cache Support x
6.10.2.1. Bufferable 6.10.2.2. Cacheable (Modifiable)
6.10.6. Ordering Model x
6.10.6.1. AXI and Avalon® Ordering
6.10.9. Avalon® and AXI Transaction Support x
6.10.9.1. Transaction Cannot Cross 4KB Boundaries 6.10.9.2. Adjacent Bytelanes with Partial Width Transactions 6.10.9.3. Handling Read Side Effects
6.11. AMBA* 3 APB Protocol Specification Support (version 1.0) x
6.11.1. Bridges 6.11.2. Burst Adaptation 6.11.3. Width Adaptation 6.11.4. Error Response
6.12. AMBA* 4 AXI Memory-Mapped Interface Support (version 2.0) x
6.12.1. Burst Support 6.12.2. QoS 6.12.3. Regions 6.12.4. Write Response Dependency 6.12.5. AWCACHE and ARCACHE 6.12.6. Width Adaptation and Data Packing in Platform Designer 6.12.7. Ordering Model 6.12.8. Read and Write Allocate 6.12.9. Locked Transactions 6.12.10. Memory Types 6.12.11. Mismatched Attributes 6.12.12. Signals
6.13. AMBA* 4 AXI Streaming Interface Support (version 1.0) x
6.13.1. Connection Points 6.13.2. Adaptation
6.13.1. Connection Points x
6.13.1.1. AMBA* 4 AXI Streaming Connection Point Parameters 6.13.1.2. AMBA* 4 AXI Streaming Connection Point Signals
6.14. AMBA* 4 AXI-Lite Protocol Specification Support (version 2.0) x
6.14.1. AMBA* 4 AXI-Lite Signals 6.14.2. AMBA* 4 AXI-Lite Optional Port Support and Interconnect 6.14.3. AMBA* 4 AXI-Lite Bus Width 6.14.4. AMBA* 4 AXI-Lite Outstanding Transactions 6.14.5. AMBA* 4 AXI-Lite IDs 6.14.6. Connections Between AMBA* 3 AXI, AMBA* 4 AXI and AMBA* 4 AXI-Lite 6.14.7. AMBA* 4 AXI-Lite Response Merging
6.14.6. Connections Between AMBA* 3 AXI, AMBA* 4 AXI and AMBA* 4 AXI-Lite x
6.14.6.1. AMBA* 4 AXI-Lite Subordinate Requirements 6.14.6.2. AMBA* 4 AXI-Lite Data Packing
6.15. Port Roles (Interface Signal Types) x
6.15.1. AXI Manager Interface Signal Types 6.15.2. AXI Subordinate Interface Signal Types 6.15.3. AMBA* 4 AXI Manager Interface Signal Types 6.15.4. AMBA* 4 AXI Subordinate Interface Signal Types 6.15.5. AMBA* 4 AXI-Stream Manager and Subordinate Interface Signal Types 6.15.6. AMBA* 4 AXI-Lite Signal Support and Limitations 6.15.7. APB Interface Signal Types 6.15.8. Avalon® Memory Mapped Interface Signal Roles 6.15.9. Avalon® Streaming Interface Signal Roles 6.15.10. Avalon® Streaming Credit Interface Signal Roles 6.15.11. Avalon® Streaming Credit User Signals 6.15.12. Avalon® Clock Source Signal Roles 6.15.13. Avalon® Clock Sink Signal Roles 6.15.14. Avalon® Conduit Signal Roles 6.15.15. Avalon® Tristate Conduit Signal Roles 6.15.16. Avalon® Tri-State Agent Interface Signal Types 6.15.17. Avalon® Interrupt Sender Signal Roles 6.15.18. Avalon® Interrupt Receiver Signal Roles
6.15.6. AMBA* 4 AXI-Lite Signal Support and Limitations x
6.15.6.1. ACE-Lite Transaction Support and Limitations
6.15.10. Avalon® Streaming Credit Interface Signal Roles x
6.15.10.1. Synchronous Interface 6.15.10.2. Typical Data Transfers 6.15.10.3. Returning the Credits
6.15.11. Avalon® Streaming Credit User Signals x
6.15.11.1. Per-Symbol User Signal 6.15.11.2. Per-Packet User Signal
7. Platform Designer System Design Components x
7.1. Bridges 7.2. Error Response Slave Intel® FPGA IP 7.3. Tri-State Components 7.4. Avalon® Data Pattern Generator and Checker Intel® FPGA IP 7.5. Avalon® Streaming Splitter Intel® FPGA IP 7.6. Avalon® Streaming Delay Intel® FPGA IP 7.7. Avalon® Streaming Round Robin Scheduler Intel® FPGA IP 7.8. Avalon® Packets to Transactions Converter Intel® FPGA IP 7.9. Avalon® Streaming Pipeline Stage Intel® FPGA IP 7.10. Avalon® Streaming Multiplexer and Demultiplexer Intel® FPGA IP 7.11. Avalon® Streaming Single-Clock and Dual-Clock FIFO Intel® FPGA IP 7.12. Platform Designer System Design Components Revision History
7.1. Bridges x
7.1.1. Clock Bridge Intel® FPGA IP 7.1.2. Avalon® Memory Mapped Clock Crossing Bridge Intel® FPGA IP 7.1.3. Avalon® Memory Mapped Pipeline Bridge Intel® FPGA IP 7.1.4. Avalon® Memory Mapped Unaligned Burst Expansion Bridge Intel® FPGA IP 7.1.5. Bridges Between Avalon® and AXI Interfaces 7.1.6. AXI Bridge Intel® FPGA IP 7.1.7. AXI Timeout Bridge Intel® FPGA IP 7.1.8. Address Span Extender Intel® FPGA IP
7.1.2. Avalon® Memory Mapped Clock Crossing Bridge Intel® FPGA IP x
7.1.2.1. Avalon® Memory Mapped Clock Crossing Bridge Example 7.1.2.2. Avalon® Memory Mapped Clock Crossing Bridge Parameters
7.1.4. Avalon® Memory Mapped Unaligned Burst Expansion Bridge Intel® FPGA IP x
7.1.4.1. Using the Avalon® Memory Mapped Unaligned Burst Expansion Bridge 7.1.4.2. Avalon® Memory Mapped Unaligned Burst Expansion Bridge Parameters 7.1.4.3. Avalon® Memory Mapped Unaligned Burst Expansion Bridge Example
7.1.6. AXI Bridge Intel® FPGA IP x
7.1.6.1. AXI Bridge Signal Types 7.1.6.2. AXI Bridge Parameters 7.1.6.3. AXI Bridge Subordinate and Manager Interface Parameters
7.1.7. AXI Timeout Bridge Intel® FPGA IP x
7.1.7.1. AXI Timeout Bridge Stages 7.1.7.2. AXI Timeout Bridge Parameters
7.1.8. Address Span Extender Intel® FPGA IP x
7.1.8.1. CTRL Register Layout 7.1.8.2. Address Span Extender Parameters 7.1.8.3. Calculating the Address Span Extender Agent Address 7.1.8.4. Using the Address Span Extender 7.1.8.5. Alternate Options for the Address Span Extender 7.1.8.6. Nios® II Support
7.2. Error Response Slave Intel® FPGA IP x
7.2.1. Error Response Slave Parameters 7.2.2. Error Response Slave CSR Registers 7.2.3. Designating a Default Agent
7.2.2. Error Response Slave CSR Registers x
7.2.2.1. Error Response Slave Access Violation Service 7.2.2.2. CSR Interrupt Status Registers 7.2.2.3. CSR Read Access Violation Log Registers 7.2.2.4. CSR Write Access Violation Log Registers
7.3. Tri-State Components x
7.3.1. Generic Tri-State Controller Intel® FPGA IP 7.3.2. Tri-State Conduit Pin Sharer Intel® FPGA IP 7.3.3. Tri-State Conduit Bridge Intel® FPGA IP
7.4. Avalon® Data Pattern Generator and Checker Intel® FPGA IP x
7.4.1. Avalon® Data Pattern Generator Intel® FPGA IP 7.4.2. Avalon® Data Pattern Checker Intel® FPGA IP 7.4.3. Avalon® Data Pattern Generator and Checker IP Software Programming Model 7.4.4. Avalon® Data Pattern Generator IP API 7.4.5. Avalon® Data Pattern Checker IP API
7.4.1. Avalon® Data Pattern Generator Intel® FPGA IP x
7.4.1.1. Avalon® Data Pattern Generator IP Command Interface 7.4.1.2. Avalon® Data Pattern Generator IP Control and Status Interface 7.4.1.3. Avalon® Data Pattern Generator IP Output Interface 7.4.1.4. Avalon® Data Pattern Generator IP Functional Parameter
7.4.2. Avalon® Data Pattern Checker Intel® FPGA IP x
7.4.2.1. Avalon® Data Pattern Checker IP Input Interface 7.4.2.2. Avalon® Data Pattern Checker IP Control and Status Interface 7.4.2.3. Avalon® Data Pattern Checker IP Functional Parameter 7.4.2.4. Avalon® Data Pattern Checker Input Parameters
7.4.3. Avalon® Data Pattern Generator and Checker IP Software Programming Model x
7.4.3.1. HAL System Library Support 7.4.3.2. Avalon® Data Pattern Generator and Checker IP Files 7.4.3.3. Avalon® Data Pattern Generator and Checker IP Register Maps
7.4.3.3. Avalon® Data Pattern Generator and Checker IP Register Maps x
7.4.3.3.1. Avalon® Data Pattern Generator IP Control and Status Registers 7.4.3.3.2. Avalon® Data Pattern Generator IP Command Registers 7.4.3.3.3. Avalon® Data Pattern Checker IP Control and Status Registers
7.4.4. Avalon® Data Pattern Generator IP API x
7.4.4.1. data_source_reset() 7.4.4.2. data_source_init() 7.4.4.3. data_source_get_id() 7.4.4.4. data_source_get_supports_packets() 7.4.4.5. data_source_get_num_channels() 7.4.4.6. data_source_get_symbols_per_cycle() 7.4.4.7. data_source_get_enable() 7.4.4.8. data_source_set_enable() 7.4.4.9. data_source_get_throttle() 7.4.4.10. data_source_set_throttle() 7.4.4.11. data_source_is_busy() 7.4.4.12. data_source_fill_level() 7.4.4.13. data_source_send_data()
7.4.5. Avalon® Data Pattern Checker IP API x
7.4.5.1. data_sink_reset() 7.4.5.2. data_sink_init() 7.4.5.3. data_sink_get_id() 7.4.5.4. data_sink_get_supports_packets() 7.4.5.5. data_sink_get_num_channels() 7.4.5.6. data_sink_get_symbols_per_cycle() 7.4.5.7. data_sink_get_enable() 7.4.5.8. data_sink_set enable() 7.4.5.9. data_sink_get_throttle() 7.4.5.10. data_sink_set_throttle() 7.4.5.11. data_sink_get_packet_count() 7.4.5.12. data_sink_get_error_count() 7.4.5.13. data_sink_get_symbol_count() 7.4.5.14. data_sink_get_exception() 7.4.5.15. data_sink_exception_is_exception() 7.4.5.16. data_sink_exception_has_data_error() 7.4.5.17. data_sink_exception_has_missing_sop() 7.4.5.18. data_sink_exception_has_missing_eop() 7.4.5.19. data_sink_exception_signalled_error() 7.4.5.20. data_sink_exception_channel()
7.5. Avalon® Streaming Splitter Intel® FPGA IP x
7.5.1. Avalon® Streaming Splitter Intel® FPGA IP Backpressure 7.5.2. Avalon® Streaming Splitter Intel® FPGA IP Interfaces 7.5.3. Avalon® Streaming Splitter Intel® FPGA IP Parameters
7.6. Avalon® Streaming Delay Intel® FPGA IP x
7.6.1. Avalon® Streaming Delay Intel® FPGA IP Reset Signal 7.6.2. Avalon® Streaming Delay Intel® FPGA IP Interfaces 7.6.3. Avalon® Streaming Delay Intel® FPGA IP Parameters
7.7. Avalon® Streaming Round Robin Scheduler Intel® FPGA IP x
7.7.1. Avalon® Streaming Round Robin Scheduler IP Almost-Full Status Interface 7.7.2. Avalon® Streaming Round Robin Scheduler IP Request Interface 7.7.3. Avalon® Streaming Round Robin Scheduler IP Operation 7.7.4. Avalon® Streaming Round Robin Scheduler IP Parameters
7.8. Avalon® Packets to Transactions Converter Intel® FPGA IP x
7.8.1. Avalon® Packets to Transactions Converter IP Interfaces 7.8.2. Avalon® Packets to Transactions Converter IP Operation
7.8.2. Avalon® Packets to Transactions Converter IP Operation x
7.8.2.1. Avalon® Packets to Transactions Converter IP Data Packet Formats 7.8.2.2. Avalon® Packets to Transactions Converter IP Supported Transactions 7.8.2.3. Avalon® Packets to Transactions IP Converter Malformed Packets
7.10. Avalon® Streaming Multiplexer and Demultiplexer Intel® FPGA IP x
7.10.1. Avalon® Streaming Multiplexer and Demultiplexer Software Programming Model 7.10.2. Avalon® Streaming Multiplexer Intel® FPGA IP 7.10.3. Avalon® Streaming Demultiplexer Intel® FPGA IP
7.10.2. Avalon® Streaming Multiplexer Intel® FPGA IP x
7.10.2.1. Avalon® Streaming Multiplexer IP Input Interfaces 7.10.2.2. Avalon® Multiplexer IP Output Interface 7.10.2.3. Avalon® Multiplexer IP Parameters
7.10.3. Avalon® Streaming Demultiplexer Intel® FPGA IP x
7.10.3.1. Avalon® Streaming Demultiplexer IP Input Interface 7.10.3.2. Avalon® Streaming Demultiplexer IP Output Interface 7.10.3.3. Avalon® Streaming Demultiplexer IP Parameters
7.11. Avalon® Streaming Single-Clock and Dual-Clock FIFO Intel® FPGA IP x
7.11.1. Interfaces Implemented in FIFO Cores 7.11.2. Avalon® Streaming FIFO IP Operating Modes 7.11.3. Avalon® Streaming FIFO IP Buffer Fill Level 7.11.4. Almost-Full and Almost-Empty Thresholds to Prevent Overflow and Underflow 7.11.5. Avalon® Streaming Single Clock and Dual Clock FIFO IP Parameters 7.11.6. Avalon® Streaming Single-Clock FIFO IP Registers
7.11.1. Interfaces Implemented in FIFO Cores x
7.11.1.1. Avalon® Streaming Data Interface 7.11.1.2. Avalon® Memory Mapped Control and Status Register Interface 7.11.1.3. Avalon® Streaming Status Interface
8. Platform Designer Command-Line Utilities x
8.1. Run the Platform Designer Editor with qsys-edit 8.2. Scripting IP Core Generation 8.3. Board-Aware Flow Scripting Support 8.4. Display Available IP Components with ip-catalog 8.5. Create an .ipx File with ip-make-ipx 8.6. Generate Simulation Scripts 8.7. Generate a Platform Designer System with qsys-script 8.8. Parameterizing an Instantiated IP Core after save_system Command 8.9. Validate the Generic Components in a System with qsys-validate 8.10. Generate an IP Component or Platform Designer System with quartus_ipgenerate 8.11. Generate an IP Variation File with ip-deploy 8.12. Archive and Extract Platform Designer Systems with qsys-archive 8.13. Platform Designer Scripting Command Reference 8.14. Platform Designer Scripting Property Reference 8.15. Platform Designer Command-Line Interface Revision History
8.2. Scripting IP Core Generation x
8.2.1. qsys-generate Command-Line Options
8.13. Platform Designer Scripting Command Reference x
8.13.1. System 8.13.2. Subsystems 8.13.3. Domains and Interfaces 8.13.4. Instances 8.13.5. Instantiations 8.13.6. Components 8.13.7. Connections 8.13.8. Top-level Exports 8.13.9. Validation 8.13.10. Miscellaneous 8.13.11. Wire-Level Connection Commands
8.13.1. System x
8.13.1.1. create_system 8.13.1.2. export_hw_tcl 8.13.1.3. get_device_families 8.13.1.4. get_devices 8.13.1.5. get_module_properties 8.13.1.6. get_module_property 8.13.1.7. get_project_properties 8.13.1.8. get_project_property 8.13.1.9. load_system 8.13.1.10. save_system 8.13.1.11. set_design_id 8.13.1.12. set_module_property 8.13.1.13. set_project_property
8.13.2. Subsystems x
8.13.2.1. get_composed_connections 8.13.2.2. get_composed_connection_parameter_value 8.13.2.3. get_composed_connection_parameters 8.13.2.4. get_composed_instance_assignment 8.13.2.5. get_composed_instance_assignments 8.13.2.6. get_composed_instance_parameter_value 8.13.2.7. get_composed_instance_parameters 8.13.2.8. get_composed_instances
8.13.3. Domains and Interfaces x
8.13.3.1. set_domain_assignment 8.13.3.2. get_domain_assignment 8.13.3.3. get_domain_assignments 8.13.3.4. set_interface_assignment 8.13.3.5. get_interface_assignment 8.13.3.6. get_interface_assignments 8.13.3.7. set_postadaptation_assignment 8.13.3.8. get_postadaptation_assignment 8.13.3.9. get_postadaptation_assignments
8.13.4. Instances x
8.13.4.1. add_instance 8.13.4.2. apply_instance_preset 8.13.4.3. create_ip 8.13.4.4. add_component 8.13.4.5. duplicate_instance 8.13.4.6. enable_instance_parameter_update_callback 8.13.4.7. get_instance_assignment 8.13.4.8. get_instance_assignments 8.13.4.9. get_instance_documentation_links 8.13.4.10. get_instance_interface_assignment 8.13.4.11. get_instance_interface_assignments 8.13.4.12. get_instance_interface_parameter_property 8.13.4.13. get_instance_interface_parameter_value 8.13.4.14. get_instance_interface_parameters 8.13.4.15. get_instance_interface_port_property 8.13.4.16. get_instance_interface_ports 8.13.4.17. get_instance_interface_properties 8.13.4.18. get_instance_interface_property 8.13.4.19. get_instance_interfaces 8.13.4.20. get_instance_parameter_property 8.13.4.21. get_instance_parameter_value 8.13.4.22. get_instance_parameter_values 8.13.4.23. get_instance_parameters 8.13.4.24. get_instance_port_property 8.13.4.25. get_instance_properties 8.13.4.26. get_instance_property 8.13.4.27. get_instances 8.13.4.28. is_instance_parameter_update_callback_enabled 8.13.4.29. remove_instance 8.13.4.30. set_instance_parameter_value 8.13.4.31. set_instance_parameter_values 8.13.4.32. set_instance_property
8.13.5. Instantiations x
8.13.5.1. add_instantiation_hdl_file 8.13.5.2. add_instantiation_interface 8.13.5.3. add_instantiation_interface_port 8.13.5.4. copy_instance_interface_to_instantiation 8.13.5.5. get_instantiation_assignment_value 8.13.5.6. get_instantiation_assignments 8.13.5.7. get_instantiation_hdl_file_properties 8.13.5.8. get_instantiation_hdl_file_property 8.13.5.9. get_instantiation_hdl_files 8.13.5.10. get_instantiation_interface_assignment_value 8.13.5.11. get_instantiation_interface_assignments 8.13.5.12. get_instantiation_interface_parameter_value 8.13.5.13. get_instantiation_interface_parameters 8.13.5.14. get_instantiation_interface_port_properties 8.13.5.15. get_instantiation_interface_port_property 8.13.5.16. get_instantiation_interface_ports 8.13.5.17. get_instantiation_interface_property 8.13.5.18. get_instantiation_interface_properties 8.13.5.19. get_instantiation_interface_sysinfo_parameter_value 8.13.5.20. get_instantiation_interface_sysinfo_parameters 8.13.5.21. get_instantiation_interfaces 8.13.5.22. get_instantiation_properties 8.13.5.23. get_instantiation_property 8.13.5.24. get_loaded_instantiation 8.13.5.25. import_instantiation_interfaces 8.13.5.26. load_instantiation 8.13.5.27. remove_instantiation_hdl_file 8.13.5.28. remove_instantiation_interface 8.13.5.29. remove_instantiation_interface_port 8.13.5.30. save_instantiation 8.13.5.31. set_instantiation_assignment_value 8.13.5.32. set_instantiation_hdl_file_property 8.13.5.33. set_instantiation_interface_assignment_value 8.13.5.34. set_instantiation_interface_parameter_value 8.13.5.35. set_instantiation_interface_port_property 8.13.5.36. set_instantiation_interface_sysinfo_parameter_value 8.13.5.37. set_instantiation_property
8.13.6. Components x
8.13.6.1. apply_component_preset 8.13.6.2. get_component_assignment 8.13.6.3. get_component_assignments 8.13.6.4. get_component_documentation_links 8.13.6.5. get_component_interface_assignment 8.13.6.6. get_component_interface_assignments 8.13.6.7. get_component_interface_parameter_property 8.13.6.8. get_component_interface_parameter_value 8.13.6.9. get_component_interface_parameters 8.13.6.10. get_component_interface_port_property 8.13.6.11. get_component_interface_ports 8.13.6.12. get_component_interface_property 8.13.6.13. get_component_interfaces 8.13.6.14. get_component_parameter_property 8.13.6.15. get_component_parameter_value 8.13.6.16. get_component_parameters 8.13.6.17. get_component_project_properties 8.13.6.18. get_component_project_property 8.13.6.19. get_component_property 8.13.6.20. get_loaded_component 8.13.6.21. load_component 8.13.6.22. reload_component_footprint 8.13.6.23. save_component 8.13.6.24. set_component_parameter_value 8.13.6.25. set_component_project_property
8.13.7. Connections x
8.13.7.1. add_connection 8.13.7.2. auto_connect 8.13.7.3. get_connection_parameter_property 8.13.7.4. get_connection_parameter_value 8.13.7.5. get_connection_parameters 8.13.7.6. get_connection_properties 8.13.7.7. get_connection_property 8.13.7.8. get_connections 8.13.7.9. remove_connection 8.13.7.10. remove_dangling_connections 8.13.7.11. set_connection_parameter_value
8.13.8. Top-level Exports x
8.13.8.1. add_interface 8.13.8.2. get_exported_interface_sysinfo_parameter_value 8.13.8.3. get_exported_interface_sysinfo_parameters 8.13.8.4. get_interface_port_property 8.13.8.5. get_interface_ports 8.13.8.6. get_interface_properties 8.13.8.7. get_interface_property 8.13.8.8. get_interfaces 8.13.8.9. get_port_properties 8.13.8.10. remove_interface 8.13.8.11. set_exported_interface_sysinfo_parameter_value 8.13.8.12. set_interface_port_property 8.13.8.13. set_interface_property
8.13.9. Validation x
8.13.9.1. set_validation_property 8.13.9.2. sync_sysinfo_parameters 8.13.9.3. validate_component 8.13.9.4. validate_component_interface 8.13.9.5. validate_connection 8.13.9.6. validate_instance 8.13.9.7. validate_instance_interface 8.13.9.8. validate_system 8.13.9.9. validate_component_footprint 8.13.9.10. reload_component_footprint
8.13.10. Miscellaneous x
8.13.10.1. auto_assign_base_addresses 8.13.10.2. auto_assign_irqs 8.13.10.3. auto_assign_system_base_addresses 8.13.10.4. get_parameter_properties 8.13.10.5. lock_avalon_base_address 8.13.10.6. send_message 8.13.10.7. set_use_testbench_naming_pattern 8.13.10.8. unlock_avalon_base_address 8.13.10.9. get_testbench_dutname 8.13.10.10. get_use_testbench_naming_pattern
8.13.11. Wire-Level Connection Commands x
8.13.11.1. set_wirelevel_expression 8.13.11.2. get_wirelevel_expressions 8.13.11.3. remove_wirelevel_expressions
8.14. Platform Designer Scripting Property Reference x
8.14.1. Connection Properties 8.14.2. Design Environment Type Properties 8.14.3. Direction Properties 8.14.4. Element Properties 8.14.5. Instance Properties 8.14.6. Interface Properties 8.14.7. Message Levels Properties 8.14.8. Module Properties 8.14.9. Parameter Properties 8.14.10. Parameter Status Properties 8.14.11. Parameter Type Properties 8.14.12. Port Properties 8.14.13. Project Properties 8.14.14. System Info Type Properties 8.14.15. Units Properties 8.14.16. Validation Properties 8.14.17. Interface Direction 8.14.18. File Set Kind 8.14.19. Access Type 8.14.20. Instantiation HDL File Properties 8.14.21. Instantiation Interface Duplicate Type 8.14.22. Instantiation Interface Properties 8.14.23. Instantiation Properties 8.14.24. Port Properties 8.14.25. VHDL Type
9. Component Interface Tcl Reference x
9.1. Platform Designer _hw.tcl Command Reference 9.2. Platform Designer _hw.tcl Property Reference 9.3. Component Interface Tcl Reference Revision History
9.1. Platform Designer _hw.tcl Command Reference x
9.1.1. Interfaces and Ports 9.1.2. Parameters 9.1.3. Interconnect Parameters 9.1.4. Display Items 9.1.5. Module Definition 9.1.6. Composition 9.1.7. Fileset Generation 9.1.8. Miscellaneous 9.1.9. SystemVerilog Interface Commands 9.1.10. Wire-Level Expression Commands
9.1.1. Interfaces and Ports x
9.1.1.1. add_interface 9.1.1.2. add_interface_port 9.1.1.3. get_interfaces 9.1.1.4. get_interface_assignment 9.1.1.5. get_interface_assignments 9.1.1.6. get_interface_ports 9.1.1.7. get_interface_properties 9.1.1.8. get_interface_property 9.1.1.9. get_port_properties 9.1.1.10. get_port_property 9.1.1.11. set_interface_assignment 9.1.1.12. set_interface_property 9.1.1.13. set_port_property 9.1.1.14. set_interface_upgrade_map
9.1.2. Parameters x
9.1.2.1. add_parameter 9.1.2.2. get_parameters 9.1.2.3. get_parameter_properties 9.1.2.4. get_parameter_property 9.1.2.5. get_parameter_value 9.1.2.6. get_string 9.1.2.7. load_strings 9.1.2.8. set_parameter_property 9.1.2.9. set_parameter_value
9.1.3. Interconnect Parameters x
9.1.3.1. set_domain_assignment 9.1.3.2. get_domain_assignment 9.1.3.3. get_domain_assignments 9.1.3.4. set_postadaptation_assignment 9.1.3.5. get_postadaptation_assignment 9.1.3.6. get_postadaptation_assignments
9.1.4. Display Items x
9.1.4.1. add_display_item 9.1.4.2. get_display_items 9.1.4.3. get_display_item_properties 9.1.4.4. get_display_item_property 9.1.4.5. set_display_item_property
9.1.5. Module Definition x
9.1.5.1. add_documentation_link 9.1.5.2. get_module_assignment 9.1.5.3. get_module_assignments 9.1.5.4. get_module_ports 9.1.5.5. get_module_properties 9.1.5.6. get_module_property 9.1.5.7. send_message 9.1.5.8. set_module_assignment 9.1.5.9. set_module_property 9.1.5.10. add_hdl_instance 9.1.5.11. package
9.1.6. Composition x
9.1.6.1. add_instance 9.1.6.2. add_connection 9.1.6.3. get_connections 9.1.6.4. get_connection_parameters 9.1.6.5. get_connection_parameter_value 9.1.6.6. get_instances 9.1.6.7. get_instance_interfaces 9.1.6.8. get_instance_interface_ports 9.1.6.9. get_instance_interface_properties 9.1.6.10. get_instance_property 9.1.6.11. set_instance_property 9.1.6.12. get_instance_properties 9.1.6.13. get_instance_interface_property 9.1.6.14. get_instance_parameters 9.1.6.15. get_instance_parameter_property 9.1.6.16. get_instance_parameter_value 9.1.6.17. get_instance_port_property 9.1.6.18. set_connection_parameter_value 9.1.6.19. set_instance_parameter_value
9.1.7. Fileset Generation x
9.1.7.1. add_fileset 9.1.7.2. add_fileset_file 9.1.7.3. set_fileset_property 9.1.7.4. get_fileset_file_attribute 9.1.7.5. set_fileset_file_attribute 9.1.7.6. get_fileset_properties 9.1.7.7. get_fileset_property 9.1.7.8. get_fileset_sim_properties 9.1.7.9. set_fileset_sim_properties 9.1.7.10. create_temp_file
9.1.8. Miscellaneous x
9.1.8.1. check_device_family_equivalence 9.1.8.2. get_device_family_displayname 9.1.8.3. get_qip_strings 9.1.8.4. set_qip_strings
9.1.9. SystemVerilog Interface Commands x
9.1.9.1. add_sv_interface 9.1.9.2. get_sv_interfaces 9.1.9.3. get_sv_interface_property 9.1.9.4. get_sv_interface_properties 9.1.9.5. set_sv_interface_property
9.1.10. Wire-Level Expression Commands x
9.1.10.1. set_wirelevel_expression 9.1.10.2. get_wirelevel_expressions 9.1.10.3. remove_wirelevel_expressions
9.2. Platform Designer _hw.tcl Property Reference x
9.2.1. Script Language Properties 9.2.2. Interface Properties 9.2.3. SystemVerilog Interface Properties 9.2.4. Instance Properties 9.2.5. Parameter Properties 9.2.6. Parameter Type Properties 9.2.7. Parameter Status Properties 9.2.8. Port Properties 9.2.9. Direction Properties 9.2.10. Display Item Properties 9.2.11. Display Item Kind Properties 9.2.12. Display Hint Properties 9.2.13. Module Properties 9.2.14. Fileset Properties 9.2.15. Fileset Kind Properties 9.2.16. Callback Properties 9.2.17. File Attribute Properties 9.2.18. File Kind Properties 9.2.19. File Source Properties 9.2.20. Simulator Properties 9.2.21. Port VHDL Type Properties 9.2.22. System Info Type Properties 9.2.23. Design Environment Type Properties 9.2.24. Units Properties 9.2.25. Operating System Properties 9.2.26. Quartus.ini Type Properties
1. Answers to Top FAQs
2. Creating a System with Platform Designer
3. Creating a Board Support Package with BSP Editor
4. Creating Platform Designer Components
5. Optimizing Platform Designer System Performance
6. Platform Designer Interconnect
7. Platform Designer System Design Components
8. Platform Designer Command-Line Utilities
9. Component Interface Tcl Reference
10. Intel® Quartus® Prime Pro Edition User Guide: Platform Designer Document Archives
A. Intel® Quartus® Prime Pro Edition User Guides

7.5.1. Avalon® Streaming Splitter Intel® FPGA IP Backpressure

The Avalon® Streaming Splitter Intel® FPGA IP integrates with backpressure by AND-ing the ready signals from the output interfaces and sending the result to the input interface. As a result, if an output interface deasserts the ready signal, the input interface receives the deasserted ready signal, as well. This functionality ensures that backpressure on the output interfaces is propagated to the input interface.

When the Qualify Valid Out option is enabled, the out_valid signals on all other output interfaces are gated when backpressure is applied from one output interface. In this case, when any output interface deasserts its ready signal, the out_valid signals on the other output interfaces are also deasserted.

When the Qualify Valid Out option is disabled, the output interfaces have a non-gated out_valid signal when backpressure is applied. In this case, when an output interface deasserts its ready signal, the out_valid signals on the other output interfaces are not affected.

Because the logic is combinational, the Intel® FPGA IP introduces no latency.

Level Two Title