Visible to Intel only — GUID: qez1573842466273
Ixiasoft
Visible to Intel only — GUID: qez1573842466273
Ixiasoft
4.5. 100G Ethernet Dynamic Reconfiguration Design Example
The 100G Ethernet E-Tile Dynamic Reconfiguration Design Example demonstrates a dynamic reconfiguration solution for Stratix® 10 devices using the E-Tile Hard IP for Ethernet Intel FPGA IP core with the following variants. The 100G Ethernet E-Tile Dynamic Reconfiguration Design Example supports four PMA channels to create either a single 100G Ethernet channel, or four single 10G/25G Ethernet channels.
Base Operation | Dynamic Reconfiguration Variants |
---|---|
100G MAC+PCS+(528,514)RS-FEC [NRZ] | 100G MAC+PCS+(528,514)RS-FEC [NRZ] |
100G MAC+PCS+(544,514)RS-FEC [PAM4] | |
100G MAC+PCS+(544,514)RS-FEC [NRZ] | |
100G MAC+PCS [NRZ] | |
4x25G MAC + PCS with RS-FEC [NRZ] | |
4x25G MAC + PCS [NRZ] |
When a CSR reset occurs during or after a dynamic reconfiguration transition(DR), you must first perform a DR transition to the base operation mode (100G MAC+PCS+(528,514)RS-FEC [NRZ]) before proceeding to the other supported configurations. Failure to complete this step may result in errors during the DR transition to other supported configurations.
- 100G MAC+PCS+(544,514)RS-FEC [PAM4] ←→ 4x25G MAC+PCS with RS-FEC [NRZ]
- 100G MAC+PCS+(544,514)RS-FEC [PAM4] ←→ 4x25G MAC+PCS [NRZ]
- 100G MAC+PCS+(544,514)RS-FEC [NRZ] ←→ 4x25G MAC+PCS with RS-FEC [NRZ]
- 100G MAC+PCS+(544,514)RS-FEC [NRZ] ←→ 4x25G MAC+PCS [NRZ]
- 100G MAC+PCS+(544,514)RS-FEC [PAM4] ←→ 100G MAC+PCS+(544,514)RS-FEC [NRZ]
Section Content
Functional Description
Testing the 100G Ethernet Dynamic Reconfiguration Hardware Design Example
Simulation Design Examples
100GE DR Hardware Design Examples
100G Ethernet Dynamic Reconfiguration Design Example Interface Signals
100G Ethernet Dynamic Reconfiguration Examples Registers
Steps to Enable FEC
Steps to Disable FEC