AN 829: PCI Express* Avalon® -MM DMA Reference Design

Download PDF
ID 683554
Date 6/11/2018
Public
Document Table of Contents
Document Table of Contents x
1. AN 829: PCI Express* Avalon® -MM DMA Reference Design
1. AN 829: PCI Express* Avalon® -MM DMA Reference Design x
1.1. Introduction 1.2. Working with the Reference Design 1.3. Understanding PCI Express Throughput 1.4. Document Revision History for AN 829: PCI Express* Avalon® -MM DMA Reference Design
1.1. Introduction x
1.1.1. DMA Reference Design Hardware and Software Requirements Hardware Requirements Software Requirements 1.1.2. Avalon® -MM DMA Bridge Module Descriptions
1.2. Working with the Reference Design x
1.2.1. Project Hierarchy 1.2.2. Parameter Settings for PCI Express Hard IP Variations 1.2.3. PCIe* Avalon® -MM DMA Reference Design Platform Designer Systems 1.2.4. DMA Procedure Steps 1.2.5. Setting Up the Hardware 1.2.6. Programming the Intel® Cyclone® 10 GX FPGA Oscillator 1.2.7. Installing the DMA Test Driver and Running the Linux DMA Software
1.3. Understanding PCI Express Throughput x
1.3.1. Throughput for Posted Writes 1.3.2. Throughput for Reads 1.3.3. Throughput Differences for On-Chip and External Memory
1.3.1. Throughput for Posted Writes x
1.3.1.1. Specifying the Maximum Payload Size
1.3.2. Throughput for Reads x
1.3.2.1. Understanding Throughput Measurement
1. AN 829: PCI Express* Avalon® -MM DMA Reference Design

1.1.1. DMA Reference Design Hardware and Software Requirements

Hardware Requirements

The reference design runs on the following development kits:

  • Intel® Arria® 10 GX FPGA Development Kit
  • Intel® Cyclone® 10 GX FPGA Development Kit
  • Intel® Stratix® 10 FPGA Development Kit

The reference design requires two computers:

  • A computer with a PCIe* Gen3 x8 or x16 slot running Linux. This computer is computer number 1.
  • A second computer with the Intel® Quartus® Prime software version 18.0 installed. This computer downloads the FPGA SRAM Object File (.sof) to the FPGA on the development kit. This computer is computer number 2.

Software Requirements

  • The reference design software installed on computer number 1. The reference designs are available in the Intel FPGA Design Store. The Intel® Quartus® Prime Pro Edition Platform Archive File (.par) includes the recommended synthesis, fitter, and timing analysis settings for the parameters specified in the reference designs.
  • The Intel® Quartus® Prime software installed on computer number 2. You can download this software from Intel® Quartus® Prime Pro Edition Software Features/Download web page.
  • The Linux driver configured specifically for these reference designs.
Related Information
Level Two Title