Visible to Intel only — GUID: mwh1410384825720
Ixiasoft
Visible to Intel only — GUID: mwh1410384825720
Ixiasoft
5.9.5. Using the Signal Tap Logic Analyzer in Devices with Configuration Bitstream Security
Intel FPGA recommends that you use an unencrypted bitstream during the prototype and debugging phases of the design. Using an unencrypted bitstream allows you to generate new programming files and reconfigure the device over the JTAG connection during the debugging cycle.
If you must use the Signal Tap Logic Analyzer with an encrypted bitstream, first configure the device with an encrypted configuration file using Passive Serial (PS), Fast Passive Parallel (FPP), or Active Serial (AS) configuration modes. The design must contain at least one instance of the Signal Tap Logic Analyzer. After the FPGA is configured with a Signal Tap Logic Analyzer instance in the design, when you open the Signal Tap Logic Analyzer in the Intel® Quartus® Prime software, you then scan the chain and are ready to acquire data with the JTAG connection.