Visible to Intel only — GUID: mwh1410384745589
Ixiasoft
Visible to Intel only — GUID: mwh1410384745589
Ixiasoft
5.5.1. Faster Compilations with Intel® Quartus® Prime Incremental Compilation
When you compile your design including a .stp file, Intel® Quartus® Prime software automatically adds the sld_signaltap and sld_hub entities to the compilation hierarchy. These two entities are the main components of the Signal Tap Logic Analyzer, providing the trigger logic and JTAG interface required for operation.
Incremental compilation is also useful when you want to modify the configuration of the .stp file. For example, you can change the buffer sample depth or memory type without performing a full compilation. Instead, you only recompile the Signal Tap Logic Analyzer, configured as its own design partition.