Visible to Intel only — GUID: njl1630630116179
Ixiasoft
4. Multi Channel DMA for FPGA IP Design Example User Guide Archives
If an IP core version is not listed, the user guide for the previous IP core version applies.
Intel® Quartus® Prime Version | IP Core Version | User Guide |
---|---|---|
21.2 | H-Tile IP version-21.1.0; P-Tile IP version-2.0.0 |
Multi Channel DMA for PCI Express IP Design Example User Guide, Multi Channel DMA for PCI Express IP Design Example User Guide |
21.1 | H-tile: 2.0.0; P-Tile: 1.0.0 |
Multi Channel DMA for PCI Express IP Design Example User Guide,Multi Channel DMA for PCI Express IP Design Example User Guide |
20.2 | H-tile: 20.0.0 | Multi Channel DMA for PCI Express IP Design Example User Guide, Multi Channel DMA for PCI Express IP Design Example User Guide |