Low Latency E-Tile 40G Ethernet Intel® FPGA IP User Guide

ID 683486
Date 7/12/2024
Public
Document Table of Contents

3.4. Generated File Structure

The Quartus® Prime Pro Edition software generates the following output files for Low Latency 40-Gbps Ethernet Intel Stratix 10 IP Core.
Figure 3. IP Core Generated Files
Table 10.  IP Core Generated Files

File Name

Description

<your_ip>.ip

The Platform Designer (Standard) system or top-level IP variation file. <your_ip> is the name that you give your IP variation.

<your_ip>.cmp The VHDL Component Declaration (.cmp) file is a text file that contains local generic and port definitions that you can use in VHDL design files.

This IP core does not support VHDL. However, the Quartus® Prime Pro Edition generates this file.

<your_ip>.html

A report that contains connection information, a memory map showing the address of each slave with respect to each master to which it is connected, and parameter assignments.

<your_ip>_generation.rpt IP or Platform Designer (Standard) generation log file. A summary of the messages during IP generation.
<your_ip>.qgsimc Lists simulation parameters to support incremental regeneration.
<your_ip>.qgsynthc Lists synthesis parameters to support incremental regeneration.
<your_ip>.qip

Contains all the required information about the IP component to integrate and compile the IP component in the Quartus® Prime Pro Edition software.

<your_ip>.csv Contains information about the upgrade status of the IP component.

<your_ip>.bsf

A Block Symbol File (.bsf) representation of the IP variation for use in Quartus® Prime Block Diagram Files (.bdf).

<your_ip>.spd

Required input file for ip-make-simscript to generate simulation scripts for supported simulators. The .spd file contains a list of files generated for simulation, along with information about memories that you can initialize.

<your_ip>.ppf The Pin Planner File (.ppf) stores the port and node assignments for IP components created for use with the Pin Planner.
<your_ip>_bb.v You can use the Verilog black-box (_bb.v) file as an empty module declaration for use as a black box.
<your_ip>_inst.v and _inst.vhd HDL example instantiation template. You can copy and paste the contents of this file into your HDL file to instantiate the IP variation.

This IP core does not support VHDL. However, the Quartus® Prime Pro Edition generates the _inst.vhd file.

<your_ip>.regmap If IP contains register information, .regmap file generates. The .regmap file describes the register map information of master and slave interfaces. This enables register display views and user customizable statistics in the System Console.
<your_ip>.svd

Allows hard processor system (HPS) System Debug tools to view the register maps of peripherals connected to HPS within a Platform Designer (Standard) system.

During synthesis, the .svd files for slave interfaces visible to System Console masters are stored in the .sof file in the debug section. System Console reads this section, which Platform Designer (Standard) can query for register map information. For system slaves, Platform Designer (Standard) can access the registers by name.

<your_ip>.v HDL files that instantiate each submodule or child IP core for synthesis or simulation.
ModelSim* SE or QuestaSim* or Questa* Intel® FPGA Edition

Contains a ModelSim* / QuestaSim* / Questa* Intel® FPGA Edition Script msim_setup.tcl to set up and run a simulation.

aldec/

Contains a Riviera-PRO script rivierapro_setup.tcl to setup and run a simulation.

This IP core does not support simulation with the Aldec Riviera-PRO simulator. However, the Quartus® Prime Pro Edition generates this directory.

synopsys/vcs/

synopsys/vcsmx/

Contains a shell script vcs_setup.sh to set up and run a VCS* simulation.

Contains a shell script vcsmx_setup.sh and synopsys_ sim.setup file to set up and run a VCS* MX simulation.

submodules/ Contains HDL files for the IP core submodule.
<child IP cores>/ For each generated child IP core directory, Platform Designer (Standard) generates synth/ and sim/ sub-directories.

For information about the file structure of the design example, refer to the Low Latency E-Tile 40G Ethernet Design Example User Guide .