A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: jbr1442869844705
Ixiasoft
Visible to Intel only — GUID: jbr1442869844705
Ixiasoft
6.1.2.3. Verifying Generated Node Name Assignments
Avoid dependence on synthesis-generated names due to frequent changes in name generation. In addition, verify the names of duplicated registers and PLL clock outputs to ensure compatibility with any script or constraint.