Visible to Intel only — GUID: fit1502297463517
Ixiasoft
1.5.1. Step 1: Getting Started
1.5.2. Step 2: Create Design Partitions
1.5.3. Step 3: Allocate Placement and Routing Regions
1.5.4. Step 4: Add the Partial Reconfiguration Controller IP
1.5.5. Step 5: Define Personas
1.5.6. Step 6: Create Revisions
1.5.7. Step 7: Compile the Base Revision
1.5.8. Step 8: Set Up PR Implementation Revisions
1.5.9. Step 9: Change the SUPR Logic
1.5.10. Step 10: Program the Board
1.5.11. Modifying the SUPR Partition
Visible to Intel only — GUID: fit1502297463517
Ixiasoft
1.5. Reference Design Walkthrough
The following steps describe implementation of SUPR with a flat design:
- Step 1: Getting Started
- Step 2: Create Design Partitions
- Step 3: Allocate Placement and Routing Regions
- Step 4: Add the Partial Reconfiguration Controller IP
- Step 5: Define Personas
- Step 6: Create Revisions
- Step 7: Compile the Base Revision
- Step 8: Set Up PR Implementation Revisions
- Step 9: Change the SUPR Logic
- Step 10: Program the Board
Figure 3. SUPR Compilation Flow
Section Content
Step 1: Getting Started
Step 2: Create Design Partitions
Step 3: Allocate Placement and Routing Regions
Step 4: Add the Partial Reconfiguration Controller IP
Step 5: Define Personas
Step 6: Create Revisions
Step 7: Compile the Base Revision
Step 8: Set Up PR Implementation Revisions
Step 9: Change the SUPR Logic
Step 10: Program the Board
Modifying the SUPR Partition