Visible to Intel only — GUID: oau1503525841699
Ixiasoft
1.5.1. Step 1: Getting Started
1.5.2. Step 2: Create Design Partitions
1.5.3. Step 3: Allocate Placement and Routing Regions
1.5.4. Step 4: Add the Partial Reconfiguration Controller IP
1.5.5. Step 5: Define Personas
1.5.6. Step 6: Create Revisions
1.5.7. Step 7: Compile the Base Revision
1.5.8. Step 8: Set Up PR Implementation Revisions
1.5.9. Step 9: Change the SUPR Logic
1.5.10. Step 10: Program the Board
1.5.11. Modifying the SUPR Partition
Visible to Intel only — GUID: oau1503525841699
Ixiasoft
1.5.4. Step 4: Add the Partial Reconfiguration Controller IP
The Partial Reconfiguration Controller IP enables reconfiguration over JTAG. The following steps describe adding the Partial Reconfiguration Controller IP core to your project.
Note: To skip these steps, copy the pr_ip.ip file from the pr folder into your project directory, and add the set_global_assignment -name IP_FILE pr_ip.ip assignment to the blinking_led.qsf file. To ensure appropriate constraining of the IP, place this assignment after the SDC_FILE assignments (jtag.sdc and blinking_led.sdc).
- In the IP Catalog (Tools > IP Catalog), type Partial Reconfiguration in the search field.
- Double-click Partial Reconfiguration Controller Intel® Arria® 10/Cyclone 10 FPGA IP.
- In the Create IP Variant dialog box, type pr_ip as the file name, and then click Create.
- Turn on Use as partial reconfiguration internal host, Enable JTAG debug mode, and Enable freeze interface. Turn off Enable Avalon-MM slave interface.
Figure 6. Partial Reconfiguration Controller IP Core Parameters
- Click Generate HDL.
- In the Generation dialog box, accept the default settings and click Generate. The parameter editor generates the pr_ip.ip variation file and adds the file to the blinking_led project.
Related Information