AN 753: Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report

Download PDF
ID 683405
Date 11/02/2015
Public
Document Table of Contents
Document Table of Contents x
1. Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report
1. Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report x
1.1. Hardware Requirements 1.2. Hardware Setup 1.3. Hardware Checkout Methodology 1.4. JESD204B IP Core and ADC Configurations 1.5. Test Results 1.6. Test Result Comments 1.7. AN 753 Document Revision History
1.3. Hardware Checkout Methodology x
1.3.1. Receiver Data Link Layer 1.3.2. Receiver Transport Layer 1.3.3. Descrambling 1.3.4. Deterministic Latency (Subclass 1)
1.3.1. Receiver Data Link Layer x
1.3.1.1. Code Group Synchronization (CGS) 1.3.1.2. Initial Frame and Lane Synchronization
1. Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report

1. Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report

The Altera JESD204B IP Core is a high-speed point-to-point serial interface intellectual property (IP).

The JESD204B IP Core has been hardware-tested with a number of selected JESD204B-compliant ADC (analog-to-digital converter) devices.

This report highlights the interoperability of the JESD204B IP Core with the AD6676 converter evaluation module (EVM) from Analog Devices Inc. (ADI). The following sections describe the hardware checkout methodology and test results.


Section Content
Hardware Requirements
Hardware Setup
Hardware Checkout Methodology
JESD204B IP Core and ADC Configurations
Test Results
Test Result Comments
AN 753 Document Revision History

Related Information
Level Two Title