Visible to Intel only — GUID: zhr1481302621962
Ixiasoft
Visible to Intel only — GUID: zhr1481302621962
Ixiasoft
1. Overview of the Design Guidelines for Cyclone® V SoC FPGAs and Arria® V SoC FPGAs
Updated for: |
---|
Intel® Quartus® Prime Design Suite 18.0 |
The purpose of this document is to provide a set of design guidelines and recommendations, as well as a list of factors to consider, for designs that use the Cyclone® V SoC and Arria V SoC FPGA devices. This document assists you in the planning and early design phases of the SoC FPGA design, Platform Designer (Standard) sub-system design, board design and software application design.
Design guidelines for the FPGA portion of your design are provided in the Arria V and Cyclone V Design Guidelines.