Visible to Intel only — GUID: asr1544540703900
Ixiasoft
Answers to Top FAQs
1. Intel® Hyperflex™ FPGA Architecture Introduction
2. Intel® Hyperflex™ Architecture RTL Design Guidelines
3. Compiling Intel® Hyperflex™ Architecture Designs
4. Design Example Walk-Through
5. Retiming Restrictions and Workarounds
6. Optimization Example
7. Intel® Hyperflex™ Architecture Porting Guidelines
8. Appendices
9. Intel® Hyperflex™ Architecture High-Performance Design Handbook Archive
10. Intel® Hyperflex™ Architecture High-Performance Design Handbook Revision History
2.4.2.1. High-Speed Clock Domains
2.4.2.2. Restructuring Loops
2.4.2.3. Control Signal Backpressure
2.4.2.4. Flow Control with FIFO Status Signals
2.4.2.5. Flow Control with Skid Buffers
2.4.2.6. Read-Modify-Write Memory
2.4.2.7. Counters and Accumulators
2.4.2.8. State Machines
2.4.2.9. Memory
2.4.2.10. DSP Blocks
2.4.2.11. General Logic
2.4.2.12. Modulus and Division
2.4.2.13. Resets
2.4.2.14. Hardware Re-use
2.4.2.15. Algorithmic Requirements
2.4.2.16. FIFOs
2.4.2.17. Ternary Adders
5.2.1. Insufficient Registers
5.2.2. Short Path/Long Path
5.2.3. Fast Forward Limit
5.2.4. Loops
5.2.5. One Critical Chain per Clock Domain
5.2.6. Critical Chains in Related Clock Groups
5.2.7. Complex Critical Chains
5.2.8. Extend to locatable node
5.2.9. Domain Boundary Entry and Domain Boundary Exit
5.2.10. Critical Chains with Dual Clock Memories
5.2.11. Critical Chain Bits and Buses
5.2.12. Delay Lines
Visible to Intel only — GUID: asr1544540703900
Ixiasoft
2.3.2.2.3. Step 3: Verify Automatic Pipeline Insertion Option
The Enable Auto-Pipelining option (HYPER_RETIMER_ENABLE_ADD_PIPELINING) is required for automatic pipeline insertion, and is enabled by default in the Intel® Quartus® Prime software.
Follow these steps to verify or change the Enable Auto-Pipelining setting:
- Click Assignments > Settings > Compiler Settings > Advanced Settings (Fitter).
- To use automatic pipeline insertion, ensure that Enable Auto-Pipelining is On. You can turn this setting Off to prevent the addition of further pipeline stages in the instances of the hyperpipe_vlat module.
- Click OK.
Alternatively, you can enable or disable this option by specifying the following assignment the .qsf directly:
set_global_assignment -name HYPER_RETIMER_ENABLE_ADD_PIPELINING <ON|OFF>
- To compile the design, click Processing > Start Compilation.