Visible to Intel only — GUID: umb1473464134229
Ixiasoft
Step 1: Getting Started
Step 2: Creating a Design Partition
Step 3: Allocating Placement and Routing Region for a PR Partition
Step 4: Adding the Intel® Arria® 10 Partial Reconfiguration Controller IP Core
Step 5: Defining Personas
Step 6: Creating Revisions
Step 7: Generating the Partial Reconfiguration Flow Script
Step 8: Running the Partial Reconfiguration Flow Script
Step 9: Programming the Board
Modifying an Existing Persona
Adding a New Persona to the Design
Visible to Intel only — GUID: umb1473464134229
Ixiasoft
Modifying an Existing Persona
You can change an existing persona, even after fully compiling the base revision.
For example, to cause the blinking_led_slow persona to blink even slower:
- In the blinking_led_slow.sv file, modify the COUNTER_TAP parameter from 27 to 28.
- To re-synthesize and re-implement just this persona, run the following command:
This command re-synthesizes the blinking_led_slow synthesis revision, and then runs the PR implementation compile using blinking_led_pr_bravo. Follow the steps in Step 9: Programming the Board to program the resulting RBF file into the FPGA.quartus_sh -t a10_partial_reconfig/flow.tcl -setup_script \ a10_partial_reconfig/setup.tcl -impl blinking_led_pr_bravo
Note: This command does not recompile the base revision.
Group 1
References to how you can add new personas
References to how you can add new personas
Group 2
References to how to compile your PR design
References to how to compile your PR design