Mailbox Client Intel® FPGA IP User Guide

ID 683290
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3. Mailbox Client Intel® FPGA IP Core Interface Signals

The host communicates with the Mailbox Client Intel® FPGA IP over its Avalon® memory-mapped interface. For Intel Agilex® 7 devices, the AXI manager interface is available if you enabled Enable Crypto Service parameter.

Through the AXI manager interface, the crypto service has access to the lowest 1GB of memory, with a maximum data size of 512 MB per each read and write operation.
The following figure illustrates the Mailbox Client Intel® FPGA IP interfaces.
Figure 2.  Mailbox Client Intel® FPGA IP InterfacesThe AXI manager interface is only available in the Intel Agilex® 7 devices with enabled Enable Crypto Service parameter.
Note: For information about the AXI manager interface, refer to the AXI Manager Interface table.
Note: The avmm_waitrequest signal is mandatory in Intel® Quartus® Prime software version 23.2 or later.