25G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683252
Date 6/18/2020
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. 25G Ethernet Single-Channel Design Example for Intel® Stratix® 10 Devices

The 25G Ethernet single-channel design example demonstrates an Ethernet solution for Intel® Stratix® 10 devices using the 25G Ethernet Intel® FPGA IP core.

Generate the design example from the Example Design tab of the 25G Ethernet Intel® FPGA IP parameter editor. You can choose to generate the design with or without the IEEE 1588v2 feature. You can also choose to generate the design with or without the Reed-Solomon Forward Error Correction (RS-FEC) feature.