External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide

Download PDF
ID 683162
Date 6/21/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the External Memory Interfaces Intel® Agilex™ FPGA IP 2. Design Example Quick Start Guide for External Memory Interfaces Intel® Agilex™ FPGA IP 3. Design Example Description for External Memory Interfaces Intel® Agilex™ FPGA IP 4. External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide Archives 5. Document Revision History for External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide
1. About the External Memory Interfaces Intel® Agilex™ FPGA IP x
1.1. Release Information
2. Design Example Quick Start Guide for External Memory Interfaces Intel® Agilex™ FPGA IP x
2.1. Creating an EMIF Project 2.2. Generating and Configuring the EMIF IP 2.3. Generating the Synthesizable EMIF Design Example 2.4. Generating the EMIF Design Example for Simulation 2.5. Simulation Versus Hardware Implementation 2.6. Simulating External Memory Interface IP With ModelSim 2.7. Pin Placement for Intel® Agilex™ EMIF IP 2.8. Compiling and Programming the Intel® Agilex™ EMIF Design Example 2.9. Generating a Design Example with the Calibration Debug Option 2.10. Generating a Design Example with the TG Configuration Option 2.11. Using the Design Example with the EMIF Debug Toolkit
2.2. Generating and Configuring the EMIF IP x
2.2.1. Intel® Agilex™ EMIF Parameter Editor Guidelines
2.10. Generating a Design Example with the TG Configuration Option x
2.10.1. Enabling the Traffic Generator in a Design Example
3. Design Example Description for External Memory Interfaces Intel® Agilex™ FPGA IP x
3.1. Synthesis Design Example 3.2. Simulation Design Example 3.3. Example Designs Interface Tab
1. About the External Memory Interfaces Intel® Agilex™ FPGA IP
2. Design Example Quick Start Guide for External Memory Interfaces Intel® Agilex™ FPGA IP
3. Design Example Description for External Memory Interfaces Intel® Agilex™ FPGA IP
4. External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide Archives
5. Document Revision History for External Memory Interfaces Intel® Agilex™ FPGA IP Design Example User Guide

2.2.1. Intel® Agilex™ EMIF Parameter Editor Guidelines

This topic provides high-level guidance for parameterizing the tabs in the Intel® Agilex™ EMIF IP parameter editor.
Table 1.  EMIF Parameter Editor Guidelines
Parameter Editor Tab Guidelines
General Ensure that the following parameters are entered correctly:
  • The speed grade for the device.
  • The memory clock frequency.
  • The PLL reference clock frequency.
Memory
  • Refer to the data sheet for your memory device to enter the parameters on the Memory tab.
  • You should also enter a specific location for the ALERT# pin. (Applies to DDR4 memory protocol only.)
Mem I/O
  • For initial project investigations, you may use the default settings on the Mem I/O tab.
  • For advanced design validation, you should perform board simulation to derive optimal termination settings.
FPGA I/O
  • For initial project investigations, you may use the default settings on the FPGA I/O tab.
  • For advanced design validation, you should perform board simulation with associated IBIS models to select appropriate I/O standards.
Mem Timing
  • For initial project investigations, you may use the default settings on the Mem Timing tab.
  • For advanced design validation, you should enter parameters according to your memory device's data sheet.
Controller Set the controller parameters according to the desired configuration and behavior for your memory controller.
Diagnostics You can use the parameters on the Diagnostics tab to assist in testing and debugging your memory interface.
Example Designs The Example Designs tab lets you generate design examples for synthesis and for simulation. The generated design example is a complete EMIF system consisting of the EMIF IP and a driver that generates random traffic to validate the memory interface.

For detailed information on individual parameters, refer to the appropriate chapter for your memory protocol in the External Memory Interfaces Intel® Agilex™ FPGA IP User Guide.

Level Two Title