Visible to Intel only — GUID: eis1415239753687
Ixiasoft
1.1. ALTDDIO Features
1.2. ALTDDIO Common Applications
1.3. ALTDDIO Resource Utilization and Performance
1.4. ALTDDIO Parameter Settings
1.5. ALTDDIO Functional Description
1.6. Design Example: 8-Bit DDR Divider Using ALTDDIO_BIDIR
1.7. ALTDDIO_IN IP Core Signals
1.8. ALTDDIO_OUT IP Core Signals
1.9. ALTDDIO_BIDIR IP Core Signals
1.10. Verilog HDL Prototype
1.11. VHDL Component Declaration
1.12. VHDL LIBRARY-USE Declaration
1.13. Double Data Rate I/O (ALTDDIO_IN, ALTDDIO_OUT, and ALTDDIO_BIDIR) IP Cores User Guide Archives
1.14. Document Revision History
Visible to Intel only — GUID: eis1415239753687
Ixiasoft
1.5.1.1. Input Configuration
When the IOE is configured as an input pin, input registers AI and BI and latch CI implement the input path for DDR I/O.
Figure 1. Input DDR I/O Path Configuration for a Stratix Series or APEX II DeviceThis figure shows an IOE configured for DDR inputs for a Stratix® series or APEX™ II device.
Note: On the falling edge of the clock, the negative-edge triggered register BI acquires the first data bit. On the corresponding rising edge of the clock, the positive-edge triggered register AI acquires the second data bit. For a successful data transfer to the logic array, the latch CI synchronizes the data from register BI to the positive edge of the clock.
Figure 2. Stratix II IOE in DDR Input I/O ConfigurationThis figure shows an IOE configured for DDR inputs for a Stratix® or Stratix® II device.