AN 803: Implementing Analog-to-Digital Converter Multi-Link Designs with Intel® Arria® 10 JESD204B RX IP Core

Download PDF
ID 683077
Date 2/06/2020
Public
Document Table of Contents
Document Table of Contents x
Implementing Analog-to-Digital Converter Multi-Link Designs with Intel® Arria® 10 JESD204B RX IP Core
Implementing Analog-to-Digital Converter Multi-Link Designs with Intel® Arria® 10 JESD204B RX IP Core x
ADC- Intel® Arria® 10 Multi-Link Design Overview ADC- Intel® Arria® 10 Multi-Link Design Implementation Guidelines Synchronized ADC- Intel® Arria® 10 Multi-Link Unsynchronized ADC- Intel® Arria® 10 Multi-Link Migrating the RX Multi-Link Design from Simulation to Synthesis Document Revision History for Implementing Analog-to-Digital Converter Multi-Link Designs with Intel® Arria® 10 JESD204B RX IP Core
Synchronized ADC- Intel® Arria® 10 Multi-Link x
Design Simulation Guidelines Design Synthesis Guidelines
Design Simulation Guidelines x
Editing Design Example Platform Designer System for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level HDL for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing TX Simulation Model Platform Designer System for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing TX Simulation Model Top-Level HDL for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing Simulation Testbench for Synchronized ADC- Intel® Arria® 10 Multi-Link Adding IP Cores Signals in the Subsequent Links to the Simulation Waveform Updating the Simulation Script Simulating the Multi-Link Design Viewing the Simulation Results
Design Synthesis Guidelines x
Editing Design Example Platform Designer System for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level HDL for Synchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level SDC Constraint for Synchronized ADC- Intel® Arria® 10 Multi-Link Compiling the Design in Intel® Quartus® Prime Software
Unsynchronized ADC- Intel® Arria® 10 Multi-Link x
Design Simulation Guidelines Design Synthesis Guidelines
Design Simulation Guidelines x
Editing Design Example Platform Designer System for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level HDL for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing TX Simulation Model Platform Designer System for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing TX Simulation Model Top-Level HDL for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing TX Simulation Testbench for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Adding IP Cores Signals in the Subsequent Links to the Simulation Waveform Updating the Simulation Script Simulating the Multi-Link Design Viewing the Simulation Results
Design Synthesis Guidelines x
Editing Design Example Platform Designer System for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level HDL for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Editing Design Example Top-Level SDC Constraint for Unsynchronized ADC- Intel® Arria® 10 Multi-Link Compiling the Design in Intel® Quartus® Prime Software
Migrating the RX Multi-Link Design from Simulation to Synthesis x
Migrating RX Platform Designer System for Simulation to RX Platform Designer System for Synthesis Migrating RX Top-Level HDL for Simulation to RX Top-Level HDL for Synthesis
Implementing Analog-to-Digital Converter Multi-Link Designs with Intel® Arria® 10 JESD204B RX IP Core

Editing Design Example Top-Level SDC Constraint for Synchronized ADC- Intel® Arria® 10 Multi-Link

At the set_clock_groups SDC constraint, add the clock domain of the newly added IP core.

Top-level SDC Constraint:

set_clock_groups -asynchronous -group {device_clk \
u_altera_jesd204_ed_qsys_RX|core_pll|core_pll|frame_clk \
u_altera_jesd204_ed_qsys_RX|core_pll|core_pll|link_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_clkout \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_coreclkin \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_pma_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|<IP core instance name> |g_xcvr_native_insts[*]|rx_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|<IP core instance name> |g_xcvr_native_insts[*]|rx_clkout \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|<IP core instance name> |g_xcvr_native_insts[*]|rx_coreclkin \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|<IP core instance name> |g_xcvr_native_insts[*]|rx_pma_clk} \
-group {mgmt_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|avmmclk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|<IP core instance name> |g_xcvr_native_insts[*]|avmmclk}

<ip core instance name> is the name for the duplicated copy of the altera_jesd204_RX IP core that you name in 3.

The following example has the newly added design entities:

set_clock_groups -asynchronous -group {device_clk \
u_altera_jesd204_ed_qsys_RX|core_pll|core_pll|frame_clk \
u_altera_jesd204_ed_qsys_RX|core_pll|core_pll|link_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_clkout \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_coreclkin \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|rx_pma_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx1|g_xcvr_native_insts[*]|rx_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx1|g_xcvr_native_insts[*]|rx_clkout \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx1|g_xcvr_native_insts[*]|rx_coreclkin \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx1|g_xcvr_native_insts[*]|rx_pma_clk} \
-group {mgmt_clk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx|g_xcvr_native_insts[*]|avmmclk \
u_altera_jesd204_ed_qsys_RX|altera_jesd204_subsystem_rx|altera_jesd204_rx1|g_xcvr_native_insts[*]|avmmclk}
Level Two Title