Visible to Intel only — GUID: jzj1528231131086
Ixiasoft
1.1. Generating Primary Device Programming Files
1.2. Generating Secondary Programming Files
1.3. Enabling Bitstream Security for Intel® Stratix® 10 and Intel® Agilex™ Devices
1.4. Enabling Bitstream Encryption or Compression for Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
1.5. Generating Programming Files for Partial Reconfiguration
1.6. Generating Programming Files for Intel® FPGA Devices with Hard Processor Systems
1.7. Scripting Support
1.8. Generating Programming Files Revision History
2.1. Intel® Quartus® Prime Programmer
2.2. Programming and Configuration Modes
2.3. Basic Device Configuration Steps
2.4. Specifying the Programming Hardware Setup
2.5. Programming with Flash Loaders
2.6. Verifying the Programming File Source with Project Hash
2.7. Using PR Bitstream Security Verification ( Intel® Stratix® 10 Designs)
2.8. Stand-Alone Programmer
2.9. Programmer Settings Reference
2.10. Scripting Support
2.11. Using the Intel® Quartus® Prime Programmer Revision History
2.9.1. Device & Pin Options Dialog Box
2.9.2. More Security Options Dialog Box
2.9.3. Output Files Tab Settings (Programming File Generator)
2.9.4. Input Files Tab Settings (Programming File Generator)
2.9.5. Bitstream Co-Signing Security Settings (Programming File Generator)
2.9.6. Configuration Device Tab Settings
2.9.7. Add Partition Dialog Box (Programming File Generator)
2.9.8. Add Filesystem Dialog Box (Programming File Generator)
2.9.9. Convert Programming File Dialog Box
2.9.10. Compression and Encryption Settings (Convert Programming File)
2.9.11. SOF Data Properties Dialog Box (Convert Programming File)
2.9.12. Select Devices (Flash Loader) Dialog Box
Visible to Intel only — GUID: jzj1528231131086
Ixiasoft
1.2. Generating Secondary Programming Files
After generating primary device programming files, you can optionally generate one or more derivative programming files for alternative device configurations, such as flash programming, partial reconfiguration, remote system update, Configuration via Protocol (CvP), or hard processor system (HPS) core configuration.
You can use the Programming File Generator or Convert Programming Files dialog box to generate secondary programming files:
- The Programming File Generator supports advanced programming features and is optimized for Intel® Agilex™ , Intel® Stratix® 10, Intel® MAX® 10, and Intel® Cyclone® 10 LP devices.
- The Convert Programming Files dialog box supports all devices released prior to Intel® Stratix® 10 devices.
Programming File Generator | Convert Programming Files | ||
---|---|---|---|
Device Support |
|
|
APEX20K, Arria® II GX and GZ, Arria® V, Cyclone® , Cyclone® II, Cyclone® III and LS, Cyclone® IV E and GX, Cyclone® V, HardCopy® III, HardCopy® II, HardCopy® IV, MAX® V, Stratix® , Stratix® II, Stratix® III, Stratix® IV, Stratix® V |