Intel Agilex® 7 Variable Precision DSP Blocks User Guide

Download PDF
ID 683037
Date 4/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Intel® Agilex™ 7 Variable Precision DSP Blocks Overview 2. Intel® Agilex™ 7 Variable Precision DSP Blocks Architecture 3. Intel® Agilex™ 7 Variable Precision DSP Blocks Operational Modes 4. Intel® Agilex™ 7 Variable Precision DSP Blocks Design Considerations 5. Native Fixed Point DSP Intel® Agilex™ FPGA IP Core References 6. Multiply Adder Intel® FPGA IP Core References 7. ALTMULT_COMPLEX Intel® FPGA IP Core Reference 8. LPM_MULT Intel® FPGA IP Core References 9. LPM_DIVIDE (Divider) Intel FPGA IP Core 10. Native Floating Point DSP Intel® Agilex™ FPGA IP References 11. Intel® Agilex™ 7 Variable Precision DSP Blocks User Guide Archives 12. Document Revision History for the Intel Agilex® 7 Variable Precision DSP Blocks User Guide
1. Intel® Agilex™ 7 Variable Precision DSP Blocks Overview x
1.1. Features 1.2. Supported Operational Modes in Intel® Agilex™ 7 Devices
1.2. Supported Operational Modes in Intel® Agilex™ 7 Devices x
1.2.1. Fixed-point Arithmetic 1.2.2. Floating-point Arithmetic
2. Intel® Agilex™ 7 Variable Precision DSP Blocks Architecture x
2.1. Fixed-point Arithmetic 2.2. Floating-point Arithmetic
2.1. Fixed-point Arithmetic x
2.1.1. Input Register Bank for Fixed-point Arithmetic 2.1.2. Pipeline Registers for Fixed-point Arithmetic 2.1.3. Pre-adder for Fixed-point Arithmetic 2.1.4. Internal Coefficient for Fixed-point Arithmetic 2.1.5. Multipliers for Fixed-point Arithmetic 2.1.6. Adder or Subtractor for Fixed-point Arithmetic 2.1.7. Accumulator, Chainout Adder, and Preload Constant for Fixed-point Arithmetic 2.1.8. Systolic Register for Fixed-point Arithmetic 2.1.9. Double Accumulation Register for Fixed-point Arithmetic 2.1.10. Output Register Bank for Fixed-point Arithmetic
2.1.7. Accumulator, Chainout Adder, and Preload Constant for Fixed-point Arithmetic x
2.1.7.1. Dynamic Chainout
2.2. Floating-point Arithmetic x
2.2.1. Input Register Bank for Floating-point Arithmetic 2.2.2. Pipeline Registers for Floating-point Arithmetic 2.2.3. Multipliers for Floating-point Arithmetic 2.2.4. Adder or Subtractor for Floating-point Arithmetic 2.2.5. Output Register Bank for Floating-point Arithmetic 2.2.6. Exception Handling for Floating-point Arithmetic
3. Intel® Agilex™ 7 Variable Precision DSP Blocks Operational Modes x
3.1. Operational Modes for Fixed-point Arithmetic 3.2. Operational Modes for Floating-point Arithmetic
3.1. Operational Modes for Fixed-point Arithmetic x
3.1.1. Independent Multiplier Mode 3.1.2. 8 x 8 (Unsigned) or 9 x 9 (Signed) Sum of 4 Mode 3.1.3. Multiplier Adder Sum Mode 3.1.4. Independent Complex Multiplier 3.1.5. Systolic FIR Mode
3.1.1. Independent Multiplier Mode x
3.1.1.1. 18 × 18 or 18 × 19 Independent Multiplier 3.1.1.2. 27 × 27 Independent Multiplier
3.1.4. Independent Complex Multiplier x
3.1.4.1. 18 × 19 Multiplication Summed with 36-Bit Input Mode
3.1.5. Systolic FIR Mode x
3.1.5.1. Mapping Systolic Mode User View to Variable Precision Block Architecture View 3.1.5.2. 18-bit Systolic FIR Mode 3.1.5.3. 27-Bit Systolic FIR Mode
3.2. Operational Modes for Floating-point Arithmetic x
3.2.1. FP32 Single-precision Floating-point Arithmetic Functions 3.2.2. FP16 Half-precision Floating-point Arithmetic Functions 3.2.3. Multiple Floating-point Variable DSP Blocks Functions
3.2.1. FP32 Single-precision Floating-point Arithmetic Functions x
3.2.1.1. FP32 Multiplication Mode 3.2.1.2. Adder or Subtract Mode 3.2.1.3. Multiply Accumulate Mode 3.2.1.4. FP32 Vector One Mode 3.2.1.5. FP32 Vector Two Mode
3.2.2. FP16 Half-precision Floating-point Arithmetic Functions x
3.2.2.1. FP16 Supported Precision Formats 3.2.2.2. Sum of Two FP16 Multiplication Mode 3.2.2.3. Sum of Two FP16 Multiplication with FP32 Addition Mode 3.2.2.4. Sum of Two FP16 Multiplication with Accumulation Mode 3.2.2.5. FP16 Vector One Mode 3.2.2.6. FP16 Vector Two Mode 3.2.2.7. FP16 Vector Three Mode
3.2.3. Multiple Floating-point Variable DSP Blocks Functions x
3.2.3.1. Multiply-Add or Multiply-Subtract Mode 3.2.3.2. Direct Vector Dot Product 3.2.3.3. Complex Multiplication
4. Intel® Agilex™ 7 Variable Precision DSP Blocks Design Considerations x
4.1. Fixed-point Arithmetic 4.2. Floating-point Arithmetic 4.3. DSP Block Cascade Limit in Intel® Agilex™ 7 Devices
4.1. Fixed-point Arithmetic x
4.1.1. Configurations for Input, Pipeline, and Output Registers 4.1.2. Internal Coefficient and Pre-Adder for Fixed-point Arithmetic 4.1.3. Accumulator for Fixed-point Arithmetic 4.1.4. Input Cascade for Fixed-point Arithmetic 4.1.5. Chainout Adder
4.1.1. Configurations for Input, Pipeline, and Output Registers x
4.1.1.1. Restrictions for Input Registers 4.1.1.2. Restrictions for Pipeline Registers 4.1.1.3. Supported Register Configurations per Operation Modes
4.1.4. Input Cascade for Fixed-point Arithmetic x
4.1.4.1. Dynamic Scanin
4.2. Floating-point Arithmetic x
4.2.1. Configurations for Input, Pipeline, and Output Registers 4.2.2. Chainout Adder
4.2.1. Configurations for Input, Pipeline, and Output Registers x
4.2.1.1. FP32 Operation Modes Supported Register Configurations 4.2.1.2. FP16 Operation Mode Supported Register Configurations
5. Native Fixed Point DSP Intel® Agilex™ FPGA IP Core References x
5.1. Native Fixed Point DSP Intel® Agilex™ FPGA IP Release Information 5.2. Supported Operational Modes 5.3. Maximum Input Data Width for Fixed-point Arithmetic 5.4. Maximum Output Data Width for Fixed-point Arithmetic 5.5. Parameterizing Native Fixed Point DSP IP 5.6. Native Fixed Point DSP Intel® Agilex™ FPGA IP Signals
5.3. Maximum Input Data Width for Fixed-point Arithmetic x
5.3.1. Using Less Than 36-Bit Operand In 18 x 18 Plus 36 Mode Example
5.5. Parameterizing Native Fixed Point DSP IP x
5.5.1. Operation Mode Tab 5.5.2. Input Cascade Tab 5.5.3. Pre-adder Tab 5.5.4. Internal Coefficient Tab 5.5.5. Accumulator/Output Chaining 5.5.6. Pipelining 5.5.7. Clear Signal
5.6. Native Fixed Point DSP Intel® Agilex™ FPGA IP Signals x
5.6.1. 9 × 9 Sum of 4 Mode Signals 5.6.2. 18 × 18 Full Mode Signals 5.6.3. 18 × 18 Sum of Two Mode Signals 5.6.4. 18 × 18 Plus 36 Mode Signals 5.6.5. 18 × 18 Systolic Mode Signals 5.6.6. 27 × 27 Mode Signals
6. Multiply Adder Intel® FPGA IP Core References x
6.1. Multiply Adder Intel® FPGA IP Release Information 6.2. Features 6.3. Parameters 6.4. Signals
6.2. Features x
6.2.1. Pre-adder 6.2.2. Systolic Delay Register 6.2.3. Pre-load Constant 6.2.4. Double Accumulator
6.2.1. Pre-adder x
6.2.1.1. Pre-adder Simple Mode 6.2.1.2. Pre-adder Coefficient Mode 6.2.1.3. Pre-adder Input Mode 6.2.1.4. Pre-adder Square Mode 6.2.1.5. Pre-adder Constant Mode
6.3. Parameters x
6.3.1. General Tab 6.3.2. Extra Modes 6.3.3. Multipliers Tab 6.3.4. Preadder Tab 6.3.5. Accumulator Tab 6.3.6. Systolic/Chainout Tab 6.3.7. Pipelining Tab
7. ALTMULT_COMPLEX Intel® FPGA IP Core Reference x
7.1. ALTMULT_COMPLEX Intel® FPGA IP Release Information 7.2. Features 7.3. Complex Multiplication 7.4. Parameters 7.5. Signals
8. LPM_MULT Intel® FPGA IP Core References x
8.1. LPM_MULT Intel® FPGA IP Release Information 8.2. Features 8.3. Parameters 8.4. Signals
8.3. Parameters x
8.3.1. General Tab 8.3.2. General 2 Tab 8.3.3. Pipelining Tab
9. LPM_DIVIDE (Divider) Intel FPGA IP Core x
9.1. LPM_DIVIDE Intel® FPGA IP Release Information 9.2. Features 9.3. Verilog HDL Prototype 9.4. VHDL Component Declaration 9.5. VHDL LIBRARY_USE Declaration 9.6. Ports 9.7. Parameters
9.7. Parameters x
9.7.1. General Tab 9.7.2. General1 Tab
10. Native Floating Point DSP Intel® Agilex™ FPGA IP References x
10.1. Native Floating Point DSP Intel® Agilex™ FPGA IP Release Information 10.2. Native Floating Point DSP Intel® Agilex™ FPGA IP Core Supported Operational Modes 10.3. Parameterizing the Native Floating Point DSP Intel® Agilex™ FPGA IP 10.4. Native Floating Point DSP Intel® Agilex™ FPGA IP Core Signals
10.3. Parameterizing the Native Floating Point DSP Intel® Agilex™ FPGA IP x
10.3.1. General Tab 10.3.2. Registers Tab
10.4. Native Floating Point DSP Intel® Agilex™ FPGA IP Core Signals x
10.4.1. FP32 Multiplication Mode Signals 10.4.2. FP32 Addition or Subtraction Mode Signals 10.4.3. FP32 Multiplication with Addition or Subtraction Mode Signals 10.4.4. FP32 Multiplication with Accumulation Mode Signals 10.4.5. FP32 Vector One and Vector Two Modes Signals 10.4.6. Sum of Two FP16 Multiplication Mode Signals 10.4.7. Sum of Two FP16 Multiplication with FP32 Addition Mode Signals 10.4.8. Sum of Two FP16 Multiplication with Accumulation Mode Signals 10.4.9. FP16 Vector One and Vector Two Modes Signals 10.4.10. FP16 Vector Three Mode Signals
1. Intel® Agilex™ 7 Variable Precision DSP Blocks Overview
2. Intel® Agilex™ 7 Variable Precision DSP Blocks Architecture
3. Intel® Agilex™ 7 Variable Precision DSP Blocks Operational Modes
4. Intel® Agilex™ 7 Variable Precision DSP Blocks Design Considerations
5. Native Fixed Point DSP Intel® Agilex™ FPGA IP Core References
6. Multiply Adder Intel® FPGA IP Core References
7. ALTMULT_COMPLEX Intel® FPGA IP Core Reference
8. LPM_MULT Intel® FPGA IP Core References
9. LPM_DIVIDE (Divider) Intel FPGA IP Core
10. Native Floating Point DSP Intel® Agilex™ FPGA IP References
11. Intel® Agilex™ 7 Variable Precision DSP Blocks User Guide Archives
12. Document Revision History for the Intel Agilex® 7 Variable Precision DSP Blocks User Guide

5.6.6. 27 × 27 Mode Signals

Figure 56. 27 × 27 Mode Signals


Table 77.  Data Input and Output Signals
Signal Name Type Width Description
ax[26:0] Input 27 Input data bus to the multiplier.

This signal is not available when internal coefficient feature is enabled.

ay[26:0] Input 27 Input data bus to the multiplier.

When pre-adder is enabled, these signals are served as input to the pre-adder.

az[25:0] Input 26

These signal are input to the pre-adder.

These signals are only available when pre-adder is enabled.

resulta[63:0] Output 64 Output data bus from the multiplier.
Table 78.  Clock, Enable, and Clear Signals
Signal Name Type Width Description
clk[0] Input 1 Input clock for all registers.
ena[2:0] Input 3 Clock enable signals for all registers.

These signals are active-High.
clr[1:0] Input 2 These signals can be asynchronous or synchronous clear input signals for all registers. You may select the type of clear input signal using Type of clear signal parameter.

These signals are active-High.

By default, this signal is low.

For more information about clock enable restrictions for input registers, refer to the related information.
Table 79.  Dynamic Control SignalsFor a summary of supported dynamic control features for each operational mode, refer to the related information.
Signal Name Type Width Description
disable_chainout Input 1 Dynamic input signal to enable dynamic chainout feature. You can change the value of this signal during run-time.

You must connect the chainout output bus to the next DSP block in order to use this signal.

  • 0: Send the chainout output to the next DSP block. Default value.
  • 1: Do not send the chainout output to the next DSP block. The chainout output is all zero.
accumulate Input 1 Input signal to enable or disable the accumulator feature. You can change the value of this signal during run-time.
  • 0: Generate the current result without accumulating the previous result. Default value.
  • 1: Add the current result to the previous result.
loadconst Input 1 Input signal to enable or disable the load constant feature. You can change the value of this signal during run-time.
  • 0: Disable the load constant feature. Default value.
  • 1: Add a preload constant to the result to perform a biased rounding.
negate Input 1 Dynamic input signal to control the operation of the chainout adder module. You can change the value of this signal during run-time.
  • 0: Add the sum of the top and bottom multipliers with the chainin data input bus and accumulate loopback data. Default value.
  • 1: Subtract the sum of the top and bottom multipliers from the chainin data input bus and accumulate loopback data.
Table 80.  Internal Coefficient PortsFor a summary of supported features for each operational mode, refer to the related information.
Signal Name Type Width Description
coefsela[2:0] Input 3 Input selection signals for 8 coefficient values defined by user for the top multiplier. The coefficient values are stored in the internal memory and specified by parameters coef_a_0 to coef_a_7.
  • coefsela[2:0] = 000 refers to coef_a_0
  • coefsela[2:0] = 001 refers to coef_a_1
  • coelsela[2:0] = 010 refers to coef_a_2 and so forth.

These signals are only available when the internal coefficient feature is enabled.

Table 81.  Input Cascade Signals
Signal Name Type Width Description
scanin[26:0] Input 27 Input data bus for input cascade module.

Connect these signals to the scanout signals from the preceding DSP core.

scanout[26:0] Output 27 Output data bus of the input cascade module.

Connect these signals to the scanin signals of the next DSP core.

Table 82.  Output Cascade Signals
Signal Name Type Width Description
chainin[63:0] Input 64 Input data bus for output cascade module.

Connect these signals to the chainout signals from the preceding DSP core.

chainout[63:0] Output 64 Output data bus of the output cascade module.

Connect these signals to the chainin signals of the next DSP core.

Related Information
Level Two Title