GTS Interlaken Intel® FPGA IP Design Example User Guide
ID
819203
Date
7/08/2024
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: kof1710286355356
Ixiasoft
1.5. Compiling and Configuring the Hardware Design Example
- Ensure the example design generation is complete.
- In the Quartus® Prime Pro Edition software, open the Quartus® Prime project <design_example_installation_dir>/example_design.qpf>.
- On the Processing menu, click Start Compilation.