GTS Ethernet Intel® FPGA Hard IP User Guide

ID 817676
Date 1/23/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: znm1715632362030

Ixiasoft

Document Table of Contents

5. Simulate, Compile, and Validate (MAC+PCS) - Single Instance

The single instance IP design example supports both 10GE/25GE 5 Ethernet rates and demonstrates the basic functionality of the GTS Ethernet Intel® FPGA Hard IP with optional FEC.

Table 51.  IP Parameters for 10GE Single Instance Design Example with Optional FECThe following table specifies parameter settings used to generate this design example.
Selected IP Parameter Settings Value
General Options
Ethernet Operation Mode Ethernet General
Client interface MAC Avalon® ST
PMA reference frequency 156.25 MHz
MAC Use case 1 Port MAC
System PLL frequency 322.265625 MHz
Enable dedicated CDR clock output Unchecked
Base_Profile > Port #0 IP Configuration
Ethernet Mode 10G-1
FEC Mode

IEEE 802.3 BASE-R Firecode (CL74) – optional

For more information about steps on how to generate a design example, refer to Generate GTS EHIP Design Example.

5 The current release of the Quartus® Prime Pro Edition software supports design example generation and simulation for D-Series and E-Series Device Group A.