Visible to Intel only — GUID: euv1574431267244
Ixiasoft
1. Overview
2. CvP Description
3. CvP Topologies
4. Design Considerations
5. CvP Driver and Registers
6. Understanding the Design Steps for CvP Initialization using the Supported PCIe Tile in Agilex™ 5 FPGAs
7. Document Revision History for the Configuration via Protocol (CvP) Implementation User Guide: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: euv1574431267244
Ixiasoft
1.1. Benefits of Using CvP
The CvP configuration scheme has the following advantages:
- Reduces system costs by reducing the size of the local flash device that stores the configuration data.
- Allows update of the FPGA without reprogramming the flash.
- Enables dynamic core updates without requiring a system power down. CvP allows you to update the FPGA core fabric through the PCIe* link without a host restart or FPGA full chip reinitialization.
- Provides a simpler software model for configuration. A smart host can use the PCIe* protocol and the application topology to initialize and update the FPGA core fabric.
- Allows quick update of your design for changing application loads.