Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 7/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: zpw1694618956698

Ixiasoft

Document Table of Contents

5.5.5. Glitchless Clock MUX SystemVerilog Instantiation Template

Glitchless Clock MUX SystemVerilog Instantiation Template

//Quartus Prime Parameterizable Macro Template
//IPM_CDC_GLITCHLESS_CLK_MUX
//Documentation :
//https://www.intel.com/content/www/us/en/docs/programmable/772350/
//Macro Location :
//$QUARTUS_ROOTDIR/libraries/megafunctions/ipm_cdc_glitchless_clk_mux.sv
	
	ipm_cdc_glitchless_clk_mux #(
	CLK_TYPE                   ("RELATED_CLKS")
	) <instance_name> (
     .sel		(_connected_to_sel_),            //input, width = 1
     .clk_A      (_connected_to_clk_A_),          //input, width = 1
     .clk_B      (_connected_to_clk_B_),          //input, width = 1
     .clk_out    (_connected_to_clk_out_)         //output, width = 1
	);