Intel Agilex® 7 M-Series FPGA Network-on-Chip (NoC) User Guide

ID 768844
Date 10/12/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.6.1. Determining the Number of NoC Targets

The number of NoC targets in your design and their associated bandwidth depends on the type of memory resource that your design uses. Refer to the High Bandwidth Memory (HBM2E) Interface Intel Agilex® 7 FPGA IP User Guide or the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide for details.