F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

Download PDF
ID 758946
Date 1/09/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide 2. About this IP 3. Getting Started 4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Parameters 5. Functional Description 6. Reset 7. Interfaces and Signal Descriptions 8. Control, Status, and Statistics Register Descriptions 9. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide
2. About this IP x
2.1. Release Information 2.2. Features 2.3. Device Family Support 2.4. Performance and Resource Utilization
3. Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Specifying the IP Core Parameters and Options 3.3. Simulating the IP Core 3.4. Generated File Structure 3.5. Integrating Your IP Core in Your Design 3.6. Compiling the Full Design and Programming the FPGA
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
3.5. Integrating Your IP Core in Your Design x
3.5.1. Pin Assignments 3.5.2. Adding the F-Tile Reference and System PLL Clocks Intel® FPGA IP 3.5.3. Placement Settings for the 50G Ethernet Intel FPGA IP Core
5. Functional Description x
5.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Functional Description 5.2. User Interface to Ethernet Transmission
5.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Functional Description x
5.1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP TX MAC Datapath 5.1.2. 50 GbE TX PCS 5.1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Core RX MAC Datapath 5.1.4. Link Fault Signaling Interface 5.1.5. 50 GbE RX PCS 5.1.6. Flow Control
5.1.1. F-Tile Low Latency 50G Ethernet Intel® FPGA IP TX MAC Datapath x
5.1.1.1. Frame Padding 5.1.1.2. Preamble Insertion 5.1.1.3. Inter-Packet Gap Generation and Insertion 5.1.1.4. Frame Check Sequence (CRC32) Insertion
5.1.3. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Core RX MAC Datapath x
5.1.3.1. IP Core Preamble Processing 5.1.3.2. IP Core Malformed Packet Handling 5.1.3.3. Length/Type Field Processing
5.1.3.3. Length/Type Field Processing x
5.1.3.3.1. Length Checking 5.1.3.3.2. RX CRC Checking and Dynamic Forwarding
5.1.6. Flow Control x
5.1.6.1. TX Pause/PFC Flow Control Frame Transmission Request 5.1.6.2. XON/XOFF Pause Frames
5.2. User Interface to Ethernet Transmission x
5.2.1. Order of Transmission 5.2.2. Bit Order For TX and RX Datapaths
7. Interfaces and Signal Descriptions x
7.1. TX MAC Interface to User Logic 7.2. RX MAC Interface to User Logic 7.3. Transceivers 7.4. Transceiver Reconfiguration Signals 7.5. Avalon® Memory-Mapped Management Interface 7.6. Miscellaneous Status and Debug Signals 7.7. Flow Control Signals 7.8. Clock Signals 7.9. Reset Signals
8. Control, Status, and Statistics Register Descriptions x
8.1. TX MAC Registers 8.2. RX MAC Registers 8.3. Pause/PFC Flow Control Registers 8.4. Statistics Registers 8.5. Hard IP Registers
8.4. Statistics Registers x
8.4.1. Statistics Registers
1. About the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide
2. About this IP
3. Getting Started
4. F-Tile Low Latency 50G Ethernet Intel® FPGA IP Parameters
5. Functional Description
6. Reset
7. Interfaces and Signal Descriptions
8. Control, Status, and Statistics Register Descriptions
9. Document Revision History for the F-Tile Low Latency 50G Ethernet Intel® FPGA IP User Guide

6. Reset

Control and Status registers (CSRs) control three parallel soft resets. These soft resets are not self-clearing. Software clears them by writing to the appropriate register. Asserting the external hard reset csr_rst_n returns Control and Status registers to their original values.
Figure 17. Conceptual Overview of Reset LogicThe three hard resets are top-level ports. The soft resets are internal signals which are outputs of the hard IP eth_reset register. Software writes the appropriate bit of the eth_reset to assert a soft reset.
The general reset signals reset the following functions:
  • i_tx_rst_n: Resets the TX datapath (MAC, PCS, PMA, AIB). Active Low. Includes TX MAC, TX PCS, TX transceiver, and TX EMIB adapters.
  • i_rx_rst_n: Resets the RX datapath (MAC, PCS, PMA, AIB). Active Low. Includes RX MAC, RX PCS, RX transceiver, and RX EMIB adapters.
  • i_rst_n: Resets TX datapath (MAC, PCS, PMA, AIB). Active Low. Includes RX PCS, transceiver, and Intel® Embedded Multi-Die Interconnect Bridge (EMIB) adapters.
  • csr_rst_n: Resets TX and RX MAC CSR registers.
  • i_reconfig_reset: Resets the configuration and status registers of MACs and transceivers. Active low.
  • reset_status: Resets the Avalon® memory-mapped management interface.
Table 9.  Reset Signals FunctionsA tick (√) represents the block that is reset by the specified reset signal.
Reset Signal Datapath PHY Statistics CSR
TX MAC RX MAC TX PCS RX PCS TX RX TX MAC RX MAC MAC PHY
Port Reset
i_rst_n √ √ √ √ √ √ √ √ — —
i_tx_rst_n √ — √ — √ — √ √ — —
i_rx_rst_n — √ — √ — √ — √ — —
csr_rst_n — — — — — — — — √ —
i_reconfig_reset — — — — — — — — — √
Register Reset
eio_sys_rst √ √ √ √ √ √ √ √ — —
soft_tx_rst √ — √ — √ — √ — — —
soft_rx_rst — √ — √ — √ — √ — —
Related Information
Level Two Title