Visible to Intel only — GUID: cyn1697527102789
Ixiasoft
1. Quick Start Guide
2. F-Tile 25G Ethernet Single-Channel Design Example
3. F-Tile 25G Ethernet Single Channel Design Example with Dynamic Reconfiguration
4. F-Tile 25G Ethernet Intel FPGA IP Design Example User Guide Archives
5. Document Revision History for F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide
1.1. Directory Structure
1.2. Generating the Design Example
1.3. Generating Tile Files
1.4. Simulating the F-Tile 25G Ethernet Intel FPGA IP Design Example Testbench
1.5. Compiling and Configuring the Design Example in Hardware
1.6. Testing the F-Tile 25G Ethernet Intel FPGA IP Hardware Design Example
Visible to Intel only — GUID: cyn1697527102789
Ixiasoft
3.1. Features
- Supports single Ethernet channel operating at either 10G or 25G.
- Generates design example with RS-FEC feature.
- Provides testbench and simulation script.
- Instantiates F-Tile Reference and System PLL Clocks Intel® FPGA IP based on IP configuration.