F-Tile JESD204C Intel® FPGA IP User Guide

ID 691272
Date 6/27/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.6.1. Multi-Device DAC Application for Subclass 1

SYSREF is the reference timing that start the LEMC counters in both converter devices and FPGA. You must determine the common E parameters for converter devices and logic devices, which is greater than the propagation time from TX to RX.
Figure 10. Multi-Device DAC Synchronization