F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 12/15/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.2.3. Loading the Design to the Transceiver Toolkit

To launch the toolkit, click ToolsSystem Debugging ToolsSystem Debugging Toolkits.

If the FPGA is already programmed with the project when loading, the transceiver toolkit automatically links the design to the target hardware in the toolkit. The toolkit automatically discovers links between the transmitter and receiver of the same channel. Before loading the design, ensure that you connect the hardware with the Intel FPGA. The device and JTAG connections appear in the devices and connections folders of the System Explorer pane as shown in the following figure.
Figure 120. System Explorer Pane
To load the design into the transceiver toolkit, follow these steps:
  1. In System Console, click FileLoad Design.
  2. Select the .sof programming file for the transceiver design.

After loading the project, the designs and design_instances folders in the System Explorer pane display information about the design, such as the design name and the blocks in the design that can communicate to the System Console.