Stratix® 10 Variable Precision DSP Blocks User Guide

Download PDF
ID 683832
Date 7/08/2024
Public
Document Table of Contents
Document Table of Contents x
1. Stratix® 10 Variable Precision DSP Blocks Overview 2. Block Architecture Overview 3. Operational Mode Descriptions 4. Design Considerations 5. Stratix® 10 Variable Precision DSP Blocks Implementation Guide 6. Native Fixed Point DSP Stratix® 10 FPGA IP Core References 7. Multiply Adder IP Core References 8. ALTMULT_COMPLEX Intel® FPGA IP Core References 9. LPM_MULT Intel® FPGA IP Core References 10. Native Floating Point DSP Stratix® 10 FPGA IP References 11. LPM_DIVIDE (Divider) Intel FPGA IP Core 12. Stratix® 10 Variable Precision DSP Blocks User Guide Document Archives 13. Document Revision History for the Stratix® 10 Variable Precision DSP Blocks User Guide
1. Stratix® 10 Variable Precision DSP Blocks Overview x
1.1. Features 1.2. Supported Operational Modes in Stratix® 10 Devices 1.3. Resources
2. Block Architecture Overview x
2.1. Input Register Bank for Fixed-Point and Floating-Point Arithmetic 2.2. Pipeline Registers for Fixed-Point and Floating-Point Arithmetic 2.3. Pre-adder for Fixed-Point Arithmetic 2.4. Internal Coefficient for Fixed-Point Arithmetic 2.5. Multipliers for Fixed-Point and Floating-Point Arithmetic 2.6. Adder or Subtractor for Fixed-Point and Floating-Point Arithmetic 2.7. Accumulator, Chainout Adder, and Preload Constant for Fixed-Point Arithmetic 2.8. Systolic Register for Fixed-Point Arithmetic 2.9. Double Accumulation Register for Fixed-Point Arithmetic 2.10. Output Register Bank for Fixed-Point and Floating-Point Arithmetic 2.11. Exception Handling for Floating-Point Arithmetic
3. Operational Mode Descriptions x
3.1. Operational Modes for Fixed-Point Arithmetic 3.2. Operational Modes for Floating-Point Arithmetic
3.1. Operational Modes for Fixed-Point Arithmetic x
3.1.1. Independent Multiplier Mode 3.1.2. Multiplier Adder Sum Mode 3.1.3. Independent Complex Multiplier 3.1.4. 18 × 19 Multiplication Summed with 36-Bit Input Mode 3.1.5. Systolic FIR Mode
3.1.1. Independent Multiplier Mode x
3.1.1.1. 18 × 18 or 18 × 19 Independent Multiplier 3.1.1.2. 27 × 27 Independent Multiplier
3.1.5. Systolic FIR Mode x
3.1.5.1. Mapping Systolic Mode User View to Variable Precision Block Architecture View 3.1.5.2. 18-bit Systolic FIR Mode 3.1.5.3. 27-Bit Systolic FIR Mode
3.2. Operational Modes for Floating-Point Arithmetic x
3.2.1. Single Floating-Point Arithmetic Functions 3.2.2. Multiple Floating-Point Arithmetic Functions
3.2.1. Single Floating-Point Arithmetic Functions x
3.2.1.1. Multiplication Mode 3.2.1.2. Adder or Subtract Mode 3.2.1.3. Multiply Accumulate Mode
3.2.2. Multiple Floating-Point Arithmetic Functions x
3.2.2.1. Multiply-Add or Multiply-Subtract Mode 3.2.2.2. Vector One Mode 3.2.2.3. Vector Two Mode 3.2.2.4. Direct Vector Dot Product 3.2.2.5. Complex Multiplication
4. Design Considerations x
4.1. Internal Coefficient and Pre-Adder for Fixed-Point Arithmetic 4.2. Accumulator for Fixed-Point Arithmetic 4.3. Chainout Adder 4.4. Input Cascade for Fixed-Point Arithmetic 4.5. DSP Block Cascade Limit in Agilex™ 7 Devices
5. Stratix® 10 Variable Precision DSP Blocks Implementation Guide x
5.1. 'X' Propagation Support in Simulation
6. Native Fixed Point DSP Stratix® 10 FPGA IP Core References x
6.1. Native Fixed Point DSP Stratix® 10 FPGA IP Release Information 6.2. Supported Operational Modes 6.3. Maximum Input Data Width for Fixed-Point Arithmetic 6.4. Parameterizing Native Fixed Point DSP IP Core 6.5. Signals
6.3. Maximum Input Data Width for Fixed-Point Arithmetic x
6.3.1. Using Less Than 36-Bit Operand In 18 x 18 Plus 36 Mode Example
6.4. Parameterizing Native Fixed Point DSP IP Core x
6.4.1. Native Fixed Point DSP Stratix® 10 FPGA IP Parameters
7. Multiply Adder IP Core References x
7.1. Multiply Adder Intel FPGA IP Release Information 7.2. Features 7.3. Parameters 7.4. Signals
7.2. Features x
7.2.1. Pre-adder 7.2.2. Systolic Delay Register 7.2.3. Pre-load Constant 7.2.4. Double Accumulator
7.2.1. Pre-adder x
7.2.1.1. Pre-adder Simple Mode 7.2.1.2. Pre-adder Coefficient Mode 7.2.1.3. Pre-adder Input Mode 7.2.1.4. Pre-adder Square Mode 7.2.1.5. Pre-adder Constant Mode
7.3. Parameters x
7.3.1. General Tab 7.3.2. Extra Modes 7.3.3. Multipliers Tab 7.3.4. Preadder Tab 7.3.5. Accumulator Tab 7.3.6. Systolic/Chainout Tab 7.3.7. Pipelining Tab
8. ALTMULT_COMPLEX Intel® FPGA IP Core References x
8.1. ALTMULT_COMPLEX Intel FPGA IP Release Information 8.2. Features 8.3. Complex Multiplication 8.4. Parameters 8.5. Signals
9. LPM_MULT Intel® FPGA IP Core References x
9.1. LPM_MULT Intel FPGA IP Release Information 9.2. Features 9.3. Parameters 9.4. Signals
9.3. Parameters x
9.3.1. General Tab 9.3.2. General 2 Tab 9.3.3. Pipelining Tab
10. Native Floating Point DSP Stratix® 10 FPGA IP References x
10.1. Native Floating Point DSP Stratix® 10 FPGA IP Release Information 10.2. Native Floating Point DSP Stratix® 10 FPGA IP Core Supported Operational Modes 10.3. Parameterizing the Native Floating Point DSP Stratix® 10 FPGA IP 10.4. Native Floating Point DSP Stratix® 10 FPGA IP Core Signals
10.3. Parameterizing the Native Floating Point DSP Stratix® 10 FPGA IP x
10.3.1. Native Floating Point DSP Stratix® 10 FPGA IP Parameters
11. LPM_DIVIDE (Divider) Intel FPGA IP Core x
11.1. LPM_DIVIDE Intel® FPGA IP Release Information 11.2. Features 11.3. Verilog HDL Prototype 11.4. VHDL Component Declaration 11.5. VHDL LIBRARY_USE Declaration 11.6. Ports 11.7. Parameters
11.7. Parameters x
11.7.1. General Tab 11.7.2. General1 Tab
1. Stratix® 10 Variable Precision DSP Blocks Overview
2. Block Architecture Overview
3. Operational Mode Descriptions
4. Design Considerations
5. Stratix® 10 Variable Precision DSP Blocks Implementation Guide
6. Native Fixed Point DSP Stratix® 10 FPGA IP Core References
7. Multiply Adder IP Core References
8. ALTMULT_COMPLEX Intel® FPGA IP Core References
9. LPM_MULT Intel® FPGA IP Core References
10. Native Floating Point DSP Stratix® 10 FPGA IP References
11. LPM_DIVIDE (Divider) Intel FPGA IP Core
12. Stratix® 10 Variable Precision DSP Blocks User Guide Document Archives
13. Document Revision History for the Stratix® 10 Variable Precision DSP Blocks User Guide

13. Document Revision History for the Stratix® 10 Variable Precision DSP Blocks User Guide

Document Version Quartus® Prime Version Changes
2024.07.08 21.2 Added note to Pre-adder section.
2021.08.13 21.2
  • Added the DSP Block Cascade Limit in Stratix® 10 Devices topic.
  • Removed the statements about the number of DSP blocks you can cascade as systolic FIR structure in the following topics:
    • 18-bit Systolic FIR Mode
    • 27-Bit Systolic FIR Mode
  • In the 27-Bit Systolic FIR Mode topic, removed the "Systolic registers are not required in this mode" statement. The registers are not available in the 27-bit systolic FIR mode.
2020.09.28 20.3
  • Added the X Input Value Support In Simulation topic to describes input signals supporting X value in simulation.
  • Added notes to the input signals of the following IPs regarding the X value propagation support in simulation:
    • Native Fixed Point DSP Stratix® 10 FPGA IP
    • Multiply Adder IP
    • ALTMULT_COMPLEX Intel FPGA IP
    • LPM_MULT Intel FPGA IP
    • Native Floating Point DSP Stratix® 10 FPGA IP
2020.04.26 19.3
  • Updated values for Which multiplier implementation should be used? parameter for the LPM_MULT IP core.
2019.10.22 19.3
  • Updated number of multipliers for Stratix® 10 TX 400, DX 1100, DX 2100, and DX 2800 devices in Resources section.
  • Added IP release information for:
    • Native Fixed Point DSP Stratix® 10 version 19.1.0
    • ALTMULT_COMPLEX Intel FPGA IP version 19.1.0
    • Multiply Adder Intel FPGA IP version 19.1.0
    • LPM_MULT Intel FPGA IP version 19.1.0
    • Native Floating Point DSP Stratix® 10 version 19.1.0
  • Added information about LPM_DIVIDE Intel FPGA IP version 19.1.
  • Updated input and output register bank reset behavior in Input Register Bank for Fixed-point and Floating-point Arithmetic and Output Register Bank for Fixed-point Arithmetic topics.
2018.09.24 18.1
  • Updated resource count for device GX 1100, SX 1100, and MX 1100 in Number of Multipliers in Stratix® 10 Devices table.
2018.05.07 18.0
  • Updated default value for How wide should result scanout width? parameter in General Parameters table for Native Fixed Point DSP Stratix® 10 FPGA IP core.
  • Added What is the value for loadconst? parameter in Coefficient Configuration table for Native Fixed Point DSP Stratix® 10 FPGA IP core.
  • Added a footnote to the supported operation instance for the fixed-point independent 18 x 19 multiplication operation mode in the Supported Combinations of Operational Modes and Features for Variable Precision DSP Block in the Stratix® 10 Devices table.
  • Added the subtract feature in the Fixed-Point Arithmetic DSP Implementation in the Block Architecture table.
  • Added subtractor to the one-point floating arithmetic in the Adder or Subtractor for Fixed-Point and Floating-Point Arithmetic section.
  • Added the Enable double accumulator parameter in the Accumulator Tab table.
  • Updated the figure title of the One Sum of Two 18 x 18 or 18 x 19 Multipliers with One Variable Precision DSP Block for Stratix® 10 Devices.
  • Minor editorial edits.
  • Updated all IP names as per Intel rebranding.
Date Version Changes
November 2017 2017.11.06
  • Updated resource count for Stratix® 10 MX and TX variants.
  • Updated Maximum Input Data Width for Fixed-Point Arithmetic.
  • Introduced new m18x18_full_top operation mode in Native Fixed Point DSP IP core.
  • Updated systolic registers implementation guidelines.
  • Added note to clarify the floating-point exception handling flags are referring to output value exceptions in Multiplier Exception Handling Possible Results and Adder Exception Handling Possible Results tables.
  • Updated description for exception handling flags in Multiplier Exception Handling Possible Results and Adder Exception Handling Possible Results tables.
  • Updated Native Fixed Point DSP Parameter settings with DSP Block View description.
  • Rebranded ALTERA_MULT_ADD IP core to Multiply Adder.
  • Removed aclr[1:0] signal from Native Floating Point DSP Intel Stratix 10 FPGA IP core.
May 2017 2017.05.08 Updated the behavior description of the sload_accum and accum_sload signals in the ALTERA_MULT_ADD Input Signals table.
October 2016 2016.10.31 Initial release.
Level Two Title