Hybrid Memory Cube Controller Design Example User Guide

Download PDF
ID 683817
Date 5/02/2016
Public
Document Table of Contents
Document Table of Contents x
1. Hybrid Memory Cube Controller Design Example Quick Start Guide 2. Hybrid Memory Cube Controller Design Example Description A. Additional Information
1. Hybrid Memory Cube Controller Design Example Quick Start Guide x
1.1. Design Example Directory Structure 1.2. Design Example Components 1.3. Generating the Design Example 1.4. Understanding the Testbench 1.5. Simulating the Design Example Testbench 1.6. Setting Up the Board 1.7. Compiling and Testing the Design Example in Hardware
2. Hybrid Memory Cube Controller Design Example Description x
2.1. Design Example Description 2.2. Features 2.3. Hardware and Software Requirements 2.4. Functional Description 2.5. Interface Signals 2.6. Design Example Register Map
A. Additional Information x
A.1. HMC Controller Design Example User Guide Revision History A.2. How to Contact Intel A.3. Typographic Conventions
1. Hybrid Memory Cube Controller Design Example Quick Start Guide
2. Hybrid Memory Cube Controller Design Example Description
A. Additional Information

1. Hybrid Memory Cube Controller Design Example Quick Start Guide

Updated for:
Intel® Quartus® Prime Design Suite 16.0

To help you understand how to use the Hybrid Memory Cube Controller IP core, the core features a simulatable testbench and a hardware design example that supports compilation and hardware testing. When you generate the design example, the parameter editor automatically creates the files necessary to simulate, compile, and test the design in hardware. You can download the compiled design to the Intel® Arria® 10 GX FPGA Development Kit.

Figure 1. Development Steps for the Design Example

Section Content
Design Example Directory Structure
Design Example Components
Generating the Design Example
Understanding the Testbench
Simulating the Design Example Testbench
Setting Up the Board
Compiling and Testing the Design Example in Hardware

Related Information
Level Two Title