Visible to Intel only — GUID: mcn1463641666238
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Security Considerations
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Stratix® 10 Device Design Guidelines
Visible to Intel only — GUID: mcn1463641666238
Ixiasoft
Intel® Stratix® 10 Device Design Guidelines
This document provides a set of design guidelines, recommendations, and a list of factors to consider for designs that use Intel® Stratix® 10 FPGAs. It is important to follow Intel recommendations throughout the design process for high-density, high-performance Intel® Stratix® 10 designs. This document also assists you with planning the FPGA and system early in the design process, which is crucial to successfully meet design requirements.
Note: This document does not include all Intel® Stratix® 10 device details and features. For more information about Intel® Stratix® 10 devices and features, refer to the respective Intel® Stratix® 10 User Guides.
The material references the Intel® Stratix® 10 device architecture as well as aspects of the Intel® Quartus® Prime software and third-party tools that you might use in your design. The guidelines presented in this document can improve productivity and avoid common design pitfalls.
Section Content
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Security Considerations
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel Stratix 10 Device Design Guidelines
Related Information